会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Time interleaved analog-digital converter and a method for driving the
same
    • 时间交错模数转换器及其驱动方法
    • US4968988A
    • 1990-11-06
    • US274437
    • 1988-11-22
    • Takahiro MikiHideki Ando
    • Takahiro MikiHideki Ando
    • H03M1/12H03M1/06
    • H03M1/0651H03M1/1215
    • A time interleaved analog-to-digital converter includes a plurality of analog-to-digital subconverters which are monolithically integrated in an array on a semiconductor chip and are sequentially activated into sampling and conversion operation in the time interleaved fashion for converting a received analog signal into a digital form. If an analog-to-digital subconverter in the i-th row of the j-th column of the array is activated at one sampling time in the sequential activation, an analog-to-digital subconverter in the k-th row of the l-th column is subsequently activated, where i, k, j and l bear the relations expressed by:i-2.ltoreq.k.ltoreq.i+2 and j-2.ltoreq.l.ltoreq.j+2.The sequential activation of the analog-to-digital subconverter array assures that the analog-to-digital subconverters disposed in physical proximity to one another are successively activated, thus greatly improving the differential linearity of the analog-to-digital converter characteristics.
    • 时间交织的模数转换器包括多个模数转换子转换器,它们单片集成在半导体芯片上的阵列中,并以时间交错方式被顺序激活成采样和转换操作,用于转换接收的模拟信号 成为数字形式。 如果阵列的第j列的第i行中的模数转换子转换器在顺序激活中的一个采样时间被激活,则l的第k行中的模数转换子转换器 随后激活第i列,其中i,k,j和l具有由以下公式表示的关系:i-2
    • 3. 发明授权
    • High accuracy digital-to-analog converter having symmetrical current
source switching
    • 具有对称电流源切换的高精度数模转换器
    • US4695826A
    • 1987-09-22
    • US848562
    • 1986-04-07
    • Hideki AndoTakahiro Miki
    • Hideki AndoTakahiro Miki
    • H03M1/74H03M1/00H03M1/66
    • H03M1/742
    • A digital-to-analog converter includes a plurality of constant current sources (401-407) arrayed in a prescribed order and connected with a grounding lead wire (70). The respective constant current sources (401-407) are selectively connected to a first bus (303) by corresponding switches (501-507), respectively. A decoder (2) outputs switching signals to the switches (501-507). The switching signals are outputted from the decoder (2) to the switches (501-507) so that the constant current sources symmetrically positioned with respect to the center of an array of the plurality of constant current sources (401-407) are sequentially connected to the first bus (303). Thus, the digital-to-analog converter is improved in linearity.
    • 数模转换器包括以规定顺序排列并与接地引线(70)连接的多个恒流源(401-407)。 相应的恒定电流源(401-407)分别通过相应的开关(501-507)选择性地连接到第一总线(303)。 解码器(2)向开关(501-507)输出开关信号。 切换信号从解码器(2)输出到开关(501-507),使得相对于多个恒定电流源(401-407)的阵列的中心对称定位的恒流源顺序地连接 到第一巴士(303)。 因此,数模转换器的线性度得到改善。
    • 9. 发明授权
    • Solid electrolytic capacitor
    • 固体电解电容器
    • US07016179B2
    • 2006-03-21
    • US11001799
    • 2004-12-01
    • Hideki Ando
    • Hideki Ando
    • H01G9/00
    • H01G9/012H01G2/06H01G9/10H01G9/26Y10T29/417
    • A solid electrolytic capacitor includes a capacitor element assembly, an anode lead and a cathode lead. The assembly includes a plurality of capacitor elements each consisting of a sintered valve metal chip, an anode wire projecting from the chip, a solid electrolytic layer formed on the chip, and a cathode layer formed on the electrolytic layer. The chip of each capacitor element is flat, having a thickness smaller than its length and width. The capacitor elements are stacked in a thickness direction of the chip so that the cathode layers of the respective capacitor elements are connected to each other. The anode wires are fixed to the anode lead. At least one of the cathode layers is directly connected to the cathode lead.
    • 固体电解电容器包括电容元件组件,阳极引线和阴极引线。 组件包括多个电容器元件,每个电容器元件由烧结阀金属芯片,从芯片突出的阳极线,形成在芯片上的固体电解质层和形成在电解质层上的阴极层组成。 每个电容器元件的芯片是平坦的,其厚度小于其长度和宽度。 电容器元件沿着芯片的厚度方向堆叠,使得各个电容器元件的阴极层彼此连接。 阳极线固定在阳极引线上。 至少一个阴极层直接连接到阴极引线。