会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • METHOD AND APPARATUS FOR RECORDING HIGH-SPEED INPUT DATA INTO A MATRIX OF MEMORY DEVICES
    • 用于将高速输入数据记录到存储器件的矩阵中的方法和装置
    • WO2007080031A1
    • 2007-07-19
    • PCT/EP2006/069265
    • 2006-12-04
    • THOMSON LICENSINGBRUNE, ThomasWITTENBURG, Jens, Peter
    • BRUNE, ThomasWITTENBURG, Jens, Peter
    • G11C16/10G11C29/00G06F12/12
    • G11C16/10G11C29/76
    • For recording or replaying in real-time digital high bandwidth video signals, e.g. HDTV, HD progressive or HD film capture signals, very fast memories are required. For storage of streaming HD video data NAND FLASH memory based systems could be used. Flash memory devices are physically accessed in a page oriented mode. According to the invention, the input data are written in a multiplexed fashion into a matrix of multiple flash devices. A list processing is performed that is as simple and fast as possible, and defect pages of flash blocks of single flash devices are addressed within the matrix architecture. When writing in a sequential manner, the data content for the current flash device page of all flash devices of the matrix is copied to a corresponding storage area in an additional memory buffer. After the current series of pages has been written without error into the flash devices, the corresponding storage area in an additional memory buffer is enabled for overwriting with following page data. In case an error occurred in the current page in one or more flash devices, the content of these current pages is kept in the additional memory buffer.
    • 用于在实时数字高带宽视频信号中进行记录或重放。 HDTV,HD渐进式或高清胶片拍摄信号,需要非常快的记忆。 用于存储流式高清视频数据可以使用基于NAND FLASH存储器的系统。 闪存设备以页面定向模式进行物理访问。 根据本发明,将输入数据以多路复用方式写入多个闪存器件的矩阵中。 执行尽可能简单和快速的列表处理,并且在矩阵架构内寻址单个闪存设备的闪存块的缺陷页面。 当以顺序方式写入时,矩阵的所有闪存设备的当前闪存设备页面的数据内容被复制到附加存储器缓冲器中的相应存储区域。 在当前系列页面已经无错误地写入闪存设备之后,附加存储器缓冲器中的相应存储区域被启用,以覆盖后续页面数据。 如果一个或多个闪存设备中的当前页面发生错误,则这些当前页面的内容将保留在附加存储器缓冲区中。
    • 2. 发明申请
    • METHOD AND SYSTEM FOR STORING LOGICAL DATA BLOCKS INTO FLASH-BLOCKS IN MULTIPLE NON-VOLATILE MEMORIES WHICH ARE CONNECTED TO AT LEAST ONE COMMON DATA I/O BUS
    • 将逻辑数据块存储到多个非易失性存储器中的闪存块的方法和系统,该存储器连接到至少一个通用数据I / O总线
    • WO2006108755A1
    • 2006-10-19
    • PCT/EP2006/060865
    • 2006-03-20
    • THOMSON LICENSINGWITTENBURG, Jens, PeterBRUNE, Thomas
    • WITTENBURG, Jens, PeterBRUNE, Thomas
    • G06F3/06G06F12/02G11C29/00G11C16/10G11C11/00
    • G06F12/0246G06F2212/7203G11C11/005G11C16/0483G11C16/10G11C29/76Y02D10/13
    • For recording or replaying in real-time digital HDTV signals very fast memories are required. For storage of streaming HD video data NAND flash memory based systems can be used. However, NAND flash memories have a slow write access, and they have unmasked production defects. Write or read operations can be carried out on complete physical data blocks only, and defect data blocks must not be used by the file system. Logical file system blocks are used which are larger than the physical data blocks. According to the invention the error reporting mechanism of the NAND flash memories is exploited. The video data is not only written to the non- volatile flash memories, but is also written to corresponding buffer slots (LFSB) of a volatile SRAM or DRAM memory operating in parallel. The video data are kept in the vola- tile memory until the flash memory holding the respective data has reported that its program or write operation succeeded. Once this has taken place, the data within the volatile memory can be overwritten in order to save memory capacity. If the flash memory has reported an error, the respective block (FSBD) of data is marked bad and will not be overwritten until the end of the entire recorded take has been reached. At this time, the marked video data from the volatile memory are copied to spare flash-blocks within the flash memories.
    • 对于在实时数字HDTV信号中录制或重放,需要非常快速的记忆。 用于存储流式高清视频数据可以使用基于NAND闪存的系统。 然而,NAND闪速存储器具有缓慢的写入访问,并且它们具有未掩盖的生产缺陷。 只能在完整的物理数据块上执行写入或读取操作,文件系统不得使用缺陷数据块。 使用比物理数据块大的逻辑文件系统块。 根据本发明,利用NAND闪存的错误报告机制。 视频数据不仅写入到非易失性闪速存储器中,而且还写入并行操作的易失性SRAM或DRAM存储器的相应缓冲器槽(LFSB)。 视频数据保存在卷存储器中,直到保存相应数据的闪存已经报告其程序或写操作成功。 一旦发生这种情况,可以覆盖易失性存储器中的数据,以便节省内存容量。 如果闪存已经报告错误,则数据的相应块(FSBD)被标记为坏,并且在到达整个记录采集结束之前不会被覆盖。 此时,来自易失性存储器的标记的视频数据被复制到闪存中的备用闪存块。
    • 3. 发明申请
    • MEMORY ARRANGEMENT, PARTICULARLY FOR THE NON VOLATILE STORAGE OF UNCOMPRESSED VIDEO AND/OR AUDIO DATA
    • 内存安排,特别是对不受欢迎的视频和/或音频数据的非易失存储
    • WO2006108732A1
    • 2006-10-19
    • PCT/EP2006/060137
    • 2006-02-21
    • THOMSON LICENSINGDREXLER, MichaelKOCHALE, AxelWITTENBURG, Jens, Peter
    • DREXLER, MichaelKOCHALE, AxelWITTENBURG, Jens, Peter
    • G06F13/16G06F12/06
    • G06F13/4239
    • When recording uncompressed video and/or audio data using a digital video recorder, there is the need for a robust memory arrangement based on non-volatile, integrated circuits which is able to be fitted directly on the video camera without a long external cable connection and which is also able to be used for shots under difficult conditions, particularly action shots. The inventive memory arrangement involves the use of a number of non-volatile memory chips (10, 20) which are connected together with a favorable level of circuit complexity. To be able to cope with the high data rate for the incoming video and/or audio data, a plurality of parallel supply buses (15) are provided. Each supply bus (15) has an associated number of memory chips (10, 20). In this case, the memory word length of the memory chips (10, 20) is greater than the bus width of a data/address bus (15). A supply bus (15) with high-quality multiplexing has a respective associated number of demultiplexer/driver circuits (11, 21) which match the bus width of the supply bus (15) to the memory word length of the memory chips (10). There are respectively as many downstream memory chips (10, 20) per demultiplexer/driver circuit (11, 21) as prescribed by a value X, the value X being limited by the memory technology used, namely by the maximum number of circuits which can be connected, also called the "fan-out" value. The memory chips used are preferably NAND Flash EPROM memory chips.
    • 当使用数字视频记录器记录未压缩视频和/或音频数据时,需要基于非易失性集成电路的鲁棒存储器布置,其能够直接安装在摄像机上而不需要长的外部电缆连接, 这也能够用于在困难条件下拍摄,特别是动作镜头。 本发明的存储器布置涉及使用多个非易失性存储器芯片(10,20),其以良好的电路复杂度连接在一起。 为了能够应付输入的视频和/或音频数据的高数据速率,提供了多个并行供应总线(15)。 每个电源总线(15)具有相关联的数量的存储器芯片(10,20)。 在这种情况下,存储器芯片(10,20)的存储器字长度大于数据/地址总线(15)的总线宽度。 具有高质量复用的电源总线(15)具有与供电总线(15)的总线宽度与存储器芯片(10)的存储器字长度相匹配的相应数量的解复用器/驱动器电路(11,21) 。 根据由值X规定的每个解复用器/驱动器电路(11,21),分别具有许多下游存储器芯片(10,20),值X受到所使用的存储器技术的限制,即由最大数量的电路 被连接,也称为“扇出”值。 所使用的存储器芯片优选地是NAND闪存EPROM存储器芯片。
    • 4. 发明申请
    • METHOD AND SYSTEM FOR ACCESSING LOGICAL DATA BLOCKS IN A STORAGE SYSTEM THAT INCLUDES MULTIPLE MEMORIES WHICH ARE CONNECTED TO AT LEAST ONE COMMON BUS
    • 在存储系统中访问逻辑数据块的方法和系统,其包括连接到至少一个公共总线的多个存储器
    • WO2006108756A1
    • 2006-10-19
    • PCT/EP2006/060868
    • 2006-03-20
    • THOMSON LICENSINGWITTENBURG, Jens, Peter
    • WITTENBURG, Jens, Peter
    • G06F3/06G06F12/02
    • G06F12/0246G06F2212/7208
    • For recording or replaying in real-time digital HDTV signals very fast memories are required. For storage of streaming HD video data NAND flash memory based systems can be used. However, NAND flash memories have a slow write access, and they have unmasked production defects. Erase operations can be carried out on complete flash-blocks only, and defect flash-blocks must not be used by the file system. The invention uses logical file system blocks which are larger than the physical data blocks: a logical file system block is defined as the combination of one flash-block from each flash memory of the memory system. In addition, to each memory a block indirection table (IRTBL) is assigned in order to mask physical defects in storage cells of said NAND flash memories, and to map logical data block address values (LADD) to non-defect physical block address values (PHADD).
    • 对于在实时数字HDTV信号中录制或重放,需要非常快速的记忆。 用于存储流式高清视频数据可以使用基于NAND闪存的系统。 然而,NAND闪速存储器具有缓慢的写入访问,并且它们具有未掩盖的生产缺陷。 只能在完整的闪存块上执行擦除操作,文件系统不能使用缺陷闪存块。 本发明使用比物理数据块大的逻辑文件系统块:逻辑文件系统块被定义为来自存储器系统的每个闪存的一个闪存块的组合。 此外,为了掩盖所述NAND闪速存储器的存储单元中的物理缺陷,分配了块间接表(IRTBL),并将逻辑数据块地址值(LADD)映射到非缺陷物理块地址值( PHADD)。