专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080244130A1 FLOW LOOKAHEAD IN AN ORDERED SEMAPHORE MANAGEMENT SUBSYSTEM 失效
标题翻译：在订购的SEMAPHORE管理子系统中流动预览
公开(公告)号：US20080244130A1
公开(公告)日：2008-10-02
申请号：US12137818
申请日：2008-06-12
申请人： Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich , Wesley Erich Queen , Michael Steven Siegel
发明人： Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich , Wesley Erich Queen , Michael Steven Siegel
IPC分类号： G06F13/16
CPC分类号： G06F9/52
摘要： In an ordered semaphore management system a pending state allows threads not competing for a locked semaphore to bypass one or more threads waiting for the same locked semaphore. The number of pending levels determines the number of consecutive threads vying for the same locked semaphore which can be bypassed. When more than one level is provided the pending levels are prioritized in the queued order.
摘要翻译：在有序信号量管理系统中，待处理状态允许线程不竞争锁定的信号量绕过一个或多个线程等待相同的锁定信号量。挂起级别的数量决定了可绕过同一锁定信号量的连续线程的数量。当提供多个级别时，挂起的级别按排队顺序排列优先级。

2. 发明授权

US07917908B2 Flow lookahead in an ordered semaphore management subsystem 失效
标题翻译：有序信号量管理子系统中的流行前视
公开(公告)号：US07917908B2
公开(公告)日：2011-03-29
申请号：US12137818
申请日：2008-06-12
申请人： Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr. , Wesley Erich Queen , Michael Steven Siegel
发明人： Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr. , Wesley Erich Queen , Michael Steven Siegel
IPC分类号： G06F9/46 , G06F12/00 , G06F13/14 , G06F13/38 , G06F13/00 , G06F13/28
CPC分类号： G06F9/52
摘要： In an ordered semaphore management system a pending state allows threads not competing for a locked semaphore to bypass one or more threads waiting for the same locked semaphore. The number of pending levels determines the number of consecutive threads vying for the same locked semaphore which can be bypassed. When more than one level is provided the pending levels are prioritized in the queued order.
摘要翻译：在有序信号量管理系统中，待处理状态允许线程不竞争锁定的信号量绕过一个或多个线程等待相同的锁定信号量。挂起级别的数量决定了可绕过同一锁定信号量的连续线程的数量。当提供多个级别时，挂起的级别按排队顺序排列优先级。

3. 发明授权

US07406690B2 Flow lookahead in an ordered semaphore management subsystem 失效
标题翻译：有序信号量管理子系统中的流行前视
公开(公告)号：US07406690B2
公开(公告)日：2008-07-29
申请号：US10247602
申请日：2002-09-19
申请人： Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr. , Wesley Erich Queen , Michael Steven Siegel
发明人： Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr. , Wesley Erich Queen , Michael Steven Siegel
IPC分类号： G06F9/46 , G06F12/00 , G06F13/14 , G06F13/38 , G06F13/00 , G06F13/28
CPC分类号： G06F9/52
摘要： In an ordered semaphore management system a pending state allows threads not competing for a locked semaphore to bypass one or more threads waiting for the same locked semaphore. The number of pending levels determines the number of consecutive threads vying for the same locked semaphore which can be bypassed. When more than one level is provided the pending levels are prioritized in the queued order.
摘要翻译：在有序信号量管理系统中，待处理状态允许线程不竞争锁定的信号量绕过一个或多个线程等待相同的锁定信号量。挂起级别的数量决定了可绕过同一锁定信号量的连续线程的数量。当提供多个级别时，挂起的级别按排队顺序排列优先级。

4. 发明授权

US07089555B2 Ordered semaphore management subsystem 失效
公开(公告)号：US07089555B2
公开(公告)日：2006-08-08
申请号：US10179100
申请日：2002-06-25
申请人： Jean Louis Calvignac , Gordon Taylor Davis , Marco Heddes , Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr.
发明人： Jean Louis Calvignac , Gordon Taylor Davis , Marco Heddes , Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr.
IPC分类号： G06F9/46 , G06F12/00
CPC分类号： G06F9/526
摘要： An ordered semaphore management subsystem and method for use in an application system which includes a plurality of processors competing for shared resources each of which is controlled by a unique semaphore. The subsystem generates an ordered semaphore field (OSF) corresponding to each processor in a linked list of processors and assigns one of four statuses to the OSF depending on the position the processor occupies in the linked list of processors competing for the shared resources. The four states are (1) semaphore head (SH); (2) behind semaphore head (BSH); (3) semaphore head behind (SHB); and (4) skip (Skip). Only the SH processor is allocated the semaphore when requested. A processor not in the SH state will be denied the semaphore even if is available to assure sequential access.

5. 发明授权

US07454753B2 Semaphore management subsystem for use with multi-thread processor systems 失效
标题翻译：用于多线程处理器系统的信号量管理子系统
公开(公告)号：US07454753B2
公开(公告)日：2008-11-18
申请号：US10179860
申请日：2002-06-25
申请人： Gordon Taylor Davis , Marco Heddes , Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr.
发明人： Gordon Taylor Davis , Marco Heddes , Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr.
IPC分类号： G06F9/46 , G06F12/00 , G06F12/14 , G06F13/00 , G06F13/28
CPC分类号： G06F9/52
摘要： A generic method and apparatus for managing semaphores in a multi-threaded processing system has a storage area for each of the threads in the processing system. Each storage area includes a first part for storing at least one indicia for identifying at least one unique semaphore from a plurality of semaphores utilized by the multi-threaded processing system and a second part for storing an indicia for indicating a locked status for the stored semaphore. A thread requiring a semaphore sends a semaphore lock request to the semaphore manager which examines the contents of all of the storage areas to determine the status of the requested semaphore. If the requested semaphore is not locked, it is locked for the requesting thread by inserting the requested semaphore and locked status in the memory location assigned to the requesting thread.
摘要翻译：用于在多线程处理系统中管理信号量的通用方法和装置具有用于处理系统中的每个线程的存储区域。每个存储区域包括第一部分，用于存储用于从多线程处理系统使用的多个信号量中识别至少一个唯一信号量的至少一个标记，以及用于存储用于指示所存储的信号量的锁定状态的标记的第二部分。需要信号量的线程向信号量管理器发送信号锁定请求，该信号量管理器检查所有存储区域的内容，以确定所请求的信号量的状态。如果请求的信号量未被锁定，则通过将请求的信号量和锁定状态插入到分配给请求线程的存储器位置中来锁定请求线程。

6. 发明授权

US07143414B2 Method and apparatus for locking multiple semaphores 失效
公开(公告)号：US07143414B2
公开(公告)日：2006-11-28
申请号：US10247673
申请日：2002-09-19
申请人： Marco Heddes , Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr.
发明人： Marco Heddes , Steven Kenneth Jenkins , Ross Boyd Leavens , Robert Brian Likovich, Jr.
IPC分类号： G06F9/46 , G06F12/00
CPC分类号： G06F9/52
摘要： Processor threads in a multi-processor system can concurrently lock multiple semaphores by providing a lock command which includes the semaphore value and a semaphore number. Each processor is allocated two or more addressable semaphore stores, each of which include a multi-bit field identifying the requested semaphore and a one bit field identifying the locked status of the requested semaphore. The semaphore number determines which of the allocated semaphore stores are to be used for processing the lock command.

7. 发明授权

US06977928B1 Method and system for data flow multicasting 有权
标题翻译：数据流多播的方法和系统
公开(公告)号：US06977928B1
公开(公告)日：2005-12-20
申请号：US09548906
申请日：2000-04-13
申请人： Brian Mitchell Bass , Jean Louis Calvignac , Marco C. Heddes , Steven Kenneth Jenkins , Michael Steven Siegel , Fabrice Jean Verplanken
发明人： Brian Mitchell Bass , Jean Louis Calvignac , Marco C. Heddes , Steven Kenneth Jenkins , Michael Steven Siegel , Fabrice Jean Verplanken
IPC分类号： H04L12/18 , H04L12/28
CPC分类号： H04L12/18
摘要： A system and method of transmitting multiple output messages from a single input message system where the system is keeping the messages in order by correlating the output messages with the input messages. For each output message, an indicator is associated with the output message indicating whether this output message is the last message being generated for the given input message. This allows multicasting to occur in a system where the output is matched to the input by allowing multiple output messages to be associated with a single input message.
摘要翻译：从单个输入消息系统发送多个输出消息的系统和方法，其中系统通过将输出消息与输入消息相关联来保持消息的顺序。对于每个输出消息，指示符与输出消息相关联，指示该输出消息是否是针对给定输入消息生成的最后消息。这允许在通过允许多个输出消息与单个输入消息相关联的输出与输入匹配的系统中发生多播。

8. 发明授权

US06633920B1 Method and system for network data flow management with improved completion unit 失效
标题翻译：网络数据流管理方法与系统改进完成单元
公开(公告)号：US06633920B1
公开(公告)日：2003-10-14
申请号：US09479028
申请日：2000-01-07
申请人： Brian Mitchell Bass , Jean Louis Calvignac , Marco C. Heddes , Steven Kenneth Jenkins , Michael Steven Siegel , Fabrice Jean Verplanken
发明人： Brian Mitchell Bass , Jean Louis Calvignac , Marco C. Heddes , Steven Kenneth Jenkins , Michael Steven Siegel , Fabrice Jean Verplanken
IPC分类号： G06F1300
CPC分类号： H04L29/06 , H04L69/18 , H04L69/22
摘要： A system and method of data flow management, particularly in a multiple network processor architecture where a plurality of independent processing units are simultaneously processing information from different frames of input information. The present invention includes first-in-first-out files identifying the individual frames and correlating the frames with the processor to which the frames have been assigned for processing as well as a first-in-first-out file of processed frames for each processor to allow the frames to be processed independently, then reassembled into the same order as the frames had been received without communication between the independent processors. Additionally, the present system supports newly-created frames as well as the concept of flushing the system without regard to frame order whereby frames are sent out to the network as the processing is completed without regard to input order, overriding the system of putting the output frames in the same order as the input frames were received from the network.
摘要翻译：特别是在多个独立处理单元同时处理来自不同输入信息帧的信息的多网络处理器架构中的数据流管理系统和方法。本发明包括识别各个帧的先进先出文件，并且将帧与已被分配帧进行处理的处理器相关联，以及每个处理器的处理帧的先进先出文件以允许帧被独立地处理，然后重新组装成与已经被接收的帧相同的顺序，而没有独立处理器之间的通信。此外，本系统支持新创建的帧以及刷新系统的概念，而不考虑帧顺序，由此在不考虑输入顺序的情况下处理完成而将帧发送到网络，覆盖输出的系统与从网络接收输入帧相同顺序的帧。

9. 发明授权

US06473838B1 Data transfer system for multiple network processors using dual DRAM storage 失效
标题翻译：使用双DRAM存储的多个网络处理器的数据传输系统
公开(公告)号：US06473838B1
公开(公告)日：2002-10-29
申请号：US09477576
申请日：2000-01-04
申请人： Brian Mitchell Bass , Jean Louis Calvignac , Marco C. Heddes , Steven Kenneth Jenkins , Michael Steven Siegel , Michael Raymond Trombley , Fabrice Jean Verplanken
发明人： Brian Mitchell Bass , Jean Louis Calvignac , Marco C. Heddes , Steven Kenneth Jenkins , Michael Steven Siegel , Michael Raymond Trombley , Fabrice Jean Verplanken
IPC分类号： G06F1200
CPC分类号： G06F13/1647 , G06F15/167
摘要： The ability of network processors to move data to and from dynamic random access memory (DRAM) chips used in computer systems is enhanced in several respects. In one aspect of the invention, two double data rate DRAMS are used in parallel to double the bandwidth for increased throughput of data. The movement of data is further improved by setting 4 banks of full ‘read’ and 4 banks of full ‘write’ by the network processor for every repetition of the DRAM time clock. A scheme for randomized ‘read’ and ‘write’ access by the network processor is disclosed. This scheme is particularly applicable to networks such as Ethernet that utilize variable frame sizes.
摘要翻译：网络处理器在计算机系统中使用的动态随机存取存储器（DRAM）芯片中移动数据的能力在几个方面得到了增强。在本发明的一个方面，并行使用两个双数据速率DRAMS以使带宽增加一倍以增加数据吞吐量。数据的移动通过为DRAM时钟的每次重复通过网络处理器设置4组完整“读”和4组完整“写”来进一步改进。公开了一种由网络处理器进行随机“读取”和“写入”访问的方案。该方案特别适用于利用可变帧大小的诸如以太网的网络。

10. 发明授权

US07949830B2 System and method for handling data requests 失效
标题翻译：用于处理数据请求的系统和方法
公开(公告)号：US07949830B2
公开(公告)日：2011-05-24
申请号：US11953255
申请日：2007-12-10
申请人： James Johnson Allen, Jr. , Steven Kenneth Jenkins , James A. Mossman , Michael Raymond Trombley
发明人： James Johnson Allen, Jr. , Steven Kenneth Jenkins , James A. Mossman , Michael Raymond Trombley
IPC分类号： G06F12/00 , G06F13/00
CPC分类号： G06F12/0806 , G06F2212/507
摘要： A system and method for handling speculative read requests for a memory controller in a computer system are provided. In one example, a method includes the steps of providing a speculative read threshold corresponding to a selected percentage of the total number of reads that can be speculatively issued, and intermixing demand reads and speculative reads in accordance with the speculative read threshold. In another example, a computer system includes a CPU, a memory controller, memory, a bus connecting the CPU, memory controller and memory, circuitry for providing a speculative read threshold corresponding to a selected percentage of the total number of reads that can be speculatively issued, and circuitry for intermixing demand reads and speculative reads in accordance with the speculative read threshold. In another example, a method includes the steps of providing a speculative dispatch time threshold corresponding to a selected percentage of a period of time required to search a cache of the computer system, and intermixing demand reads and speculative reads in accordance with the speculative dispatch time threshold.
摘要翻译：提供了一种用于处理计算机系统中的存储器控制器的推测读请求的系统和方法。在一个示例中，一种方法包括以下步骤：提供与可推测性地发布的总读数的选定百分比相对应的推测读取阈值，以及根据推测读取阈值混合需求读取和推测性读取。在另一示例中，计算机系统包括CPU，存储器控制器，存储器，连接CPU，存储器控制器和存储器的总线，用于提供对应于可以推测地读取总数的所选百分比的推测读取阈值的电路以及根据推测性读取阈值来混合需求读取和推测性读取的电路。在另一示例中，一种方法包括以下步骤：提供与搜索计算机系统的高速缓存所需的时间段的选定百分比相对应的推测性调度时间阈值，以及根据投机调度时间混合需求读取和推测读取阈。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式