专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07512787B1 Receive IPSEC in-line processing of mutable fields for AH algorithm 有权
标题翻译：接收IPS算法的IPSEC在线处理可变字段
公开(公告)号：US07512787B1
公开(公告)日：2009-03-31
申请号：US10771019
申请日：2004-02-03
申请人： Somnath Viswanath , Mohammad Maniar , Jeffrey Dwork , Robert Alan Williams
发明人： Somnath Viswanath , Mohammad Maniar , Jeffrey Dwork , Robert Alan Williams
IPC分类号： H04L9/00
CPC分类号： H04L63/08 , H04L63/0485 , H04L63/164
摘要： The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The security system is operative to selectively authenticate incoming and outgoing data. The security system includes a pipeline that masks mutable fields from incoming data prior to authentication.
摘要翻译：本发明涉及一种用于将主机系统与网络进行接口的网络接口系统。网络接口系统包括总线接口系统，媒体访问控制系统和安全系统。安全系统可操作以选择性地验证输入和输出数据。安全系统包括一个流水线，用于在认证之前屏蔽来自输入数据的可变字段。

2. 发明授权

US07502474B2 Network interface with security association data prefetch for high speed offloaded security processing 有权
标题翻译：具有安全关联数据预取的网络接口，用于高速卸载安全处理
公开(公告)号：US07502474B2
公开(公告)日：2009-03-10
申请号：US10839872
申请日：2004-05-06
申请人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammad Maniar , Somnath Viswanath
发明人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammad Maniar , Somnath Viswanath
IPC分类号： H04K1/00
CPC分类号： H04L49/90 , H04L63/0485 , H04L63/164
摘要： One aspect of the invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The security system selectively perform security processing on data incoming from the network based on security associations stored in a memory external to the network interface system, typically a host system memory. The security association for any given frame, when available, is fetched from the external memory after the frame begins to arrive in the network interface system based in part on information contained in the frame. Preferably, the fetch begins before the frame is fully received and the security association is queued whereby security processing can begin without having to wait for the security association to be fetched.
摘要翻译：本发明的一个方面涉及一种用于将主机系统与网络进行接口的网络接口系统。网络接口系统包括总线接口系统，媒体访问控制系统和安全系统。安全系统基于存储在网络接口系统外部的存储器（通常是主机系统存储器）中的安全关联，有选择地对从网络传入的数据进行安全处理。部分基于框架中包含的信息，帧开始到达网络接口系统后，任何给定帧的安全关联（在可用时）从外部存储器中获取。优选地，在帧被完全接收之前开始，并且安全关联被排队，由此可以开始安全处理而不必等待获取安全关联。

3. 发明授权

US09106625B2 Two parallel engines for high speed transmit IPSEC processing 有权
标题翻译：两个并行引擎，用于高速传输IPSEC处理
公开(公告)号：US09106625B2
公开(公告)日：2015-08-11
申请号：US12625086
申请日：2009-11-24
申请人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammad Y. Maniar , Somnath Viswanath
发明人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammad Y. Maniar , Somnath Viswanath
IPC分类号： H04L29/06
CPC分类号： H04L63/0485 , H04L63/164
摘要： The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The network interface offloads IPsec processing from the host processor. According to the invention, the security system includes two processors for encrypting and authenticating the outgoing data. Outgoing data packets are sent alternately to one or the other processor, whereby transmission processing can be accelerated relative to receive processing.
摘要翻译：本发明涉及一种用于将主机系统与网络进行接口的网络接口系统。网络接口系统包括总线接口系统，媒体访问控制系统和安全系统。网络接口从主机处理器卸载IPsec处理。根据本发明，安全系统包括用于加密和认证输出数据的两个处理器。输出数据分组被交替地发送到一个或另一个处理器，由此相对于接收处理可以加速传输处理。

4. 发明授权

US07818563B1 Method to maximize hardware utilization in flow-thru IPsec processing 有权
标题翻译：最大化通过IPsec处理的硬件利用率的方法
公开(公告)号：US07818563B1
公开(公告)日：2010-10-19
申请号：US10860968
申请日：2004-06-04
申请人： Jeffrey Dwork , Robert Alan Williams , Somnath Viswanath
发明人： Jeffrey Dwork , Robert Alan Williams , Somnath Viswanath
IPC分类号： H04L29/06
CPC分类号： H04L63/06 , H04L63/0485 , H04L63/08 , H04L63/164
摘要： The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, a memory system, and a security system. The security system is coupled to the memory system and is adapted to selectively perform security processing on incoming and outgoing data. For at least one of receive or transmit processing, the security system comprises one or more encryption pipelines and at least two sets of one or more authentication pipelines. The encryption pipelines are adapted to perform one or more encryption or decryption algorithms. The authentication pipelines are adapted to perform one or more authentication algorithms. The security system is configured to selectively process frames through the encryption pipelines and then through the two sets of authentication pipelines. The system toggles whereby successive frames alternate between the two sets of authentication pipelines.
摘要翻译：本发明涉及一种用于将主机系统与网络进行接口的网络接口系统。网络接口系统包括总线接口系统，媒体接入控制系统，存储系统和安全系统。安全系统耦合到存储器系统，并且适于选择性地对输入和输出数据执行安全处理。对于接收或发送处理中的至少一个，安全系统包括一个或多个加密流水线和至少两组一个或多个认证流水线。加密流水线适于执行一个或多个加密或解密算法。认证流水线适于执行一个或多个认证算法。安全系统被配置为通过加密流水线然后通过两组认证流水线来选择性地处理帧。系统切换，从而连续的帧在两组认证管线之间交替。

5. 发明授权

US07624263B1 Security association table lookup architecture and method of operation 有权
标题翻译：安全关联表查找架构和操作方法
公开(公告)号：US07624263B1
公开(公告)日：2009-11-24
申请号：US10945802
申请日：2004-09-21
申请人： Somnath Viswanath , Jeffrey Dwork , Robert Alan Williams , Marufa Kaniz , Mohammad Y. Maniar
发明人： Somnath Viswanath , Jeffrey Dwork , Robert Alan Williams , Marufa Kaniz , Mohammad Y. Maniar
IPC分类号： H04L29/06
CPC分类号： H04L63/0485 , H04L63/164 , H04L63/20
摘要： A security association architecture system of the present invention facilitates network data transfer by providing an internal portion of a security association database that can be quickly accessed to obtain security associations as well as an external component that stores the complete security association database. As a result, at least some security associations for incoming received frames and outgoing transmitted frames can be obtained from the internal portion located on a network interface device without accessing system memory, a host computer, and the like in order to obtain the security associations to perform security processing.
摘要翻译：本发明的安全关联体系结构系统通过提供可被快速访问以获得安全关联的安全关联数据库的内部部分以及存储完整的安全关联数据库的外部组件来促进网络数据传输。结果，可以从位于网络接口设备上的内部部分获得输入的接收帧和传出的传输帧的至少一些安全关联，而不访问系统存储器，主计算机等，以便获得安全关联执行安全处理。

6. 发明申请

US20100071055A1 Two Parallel Engines for High Speed Transmit IPSEC Processing 审中-公开
标题翻译：两个并行发动机用于高速发射IPSEC处理
公开(公告)号：US20100071055A1
公开(公告)日：2010-03-18
申请号：US12625086
申请日：2009-11-24
申请人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammmed Y. Maniar , Somnath Viswanath
发明人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammmed Y. Maniar , Somnath Viswanath
IPC分类号： G06F17/00
CPC分类号： H04L63/0485 , H04L63/164
摘要： The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The network interface offloads IPsec processing from the host processor. According to the invention, the security system includes two processors for encrypting and authenticating the outgoing data. Outgoing data packets are sent alternately to one or the other processor, whereby transmission processing can be accelerated relative to receive processing.
摘要翻译：本发明涉及一种用于将主机系统与网络进行接口的网络接口系统。网络接口系统包括总线接口系统，媒体访问控制系统和安全系统。网络接口从主机处理器卸载IPsec处理。根据本发明，安全系统包括用于加密和认证输出数据的两个处理器。输出的数据分组被交替地发送到一个或另一个处理器，由此相对于接收处理可以加速传输处理。

7. 发明授权

US08351445B1 Network interface systems and methods for offloading segmentation and/or checksumming with security processing 有权
标题翻译：用于通过安全处理卸载分段和/或校验和的网络接口系统和方法
公开(公告)号：US08351445B1
公开(公告)日：2013-01-08
申请号：US10870318
申请日：2004-06-17
申请人： Marufa Kaniz , Jeffrey Dwork , Chin-Wei Kate Liang , Kevin Pond, legal representative , Somnath Viswanath , Robert Alan Williams
发明人： Marufa Kaniz , Jeffrey Dwork , Chin-Wei Kate Liang , Somnath Viswanath , Robert Alan Williams
IPC分类号： H04J3/00 , H04L12/50 , H04Q11/00
CPC分类号： H04L9/0643 , H04L9/0637 , H04L63/164 , H04L2209/125 , H04L2209/20
摘要： Network interface systems are disclosed comprising a bus interface system, a media access control system, a memory system, a security system for selectively encrypting outgoing data and decrypting incoming data, a checksum system for generating and verifying checksum values, and a segmentation system for selectively segmenting outgoing data, where the network interface system may be fabricated as a single integrated circuit chip. Methods are also provided for interfacing a host system with a network, in which checksum information is obtained from the host system, which is used to generate checksum values for outgoing data while the data is being stored in a network interface memory system.
摘要翻译：公开了一种网络接口系统，包括总线接口系统，媒体访问控制系统，存储系统，用于选择性地加密输出数据和解密输入数据的安全系统，用于生成和验证校验和值的校验和系统，以及用于选择性地分段输出数据，其中网络接口系统可以被制造为单个集成电路芯片。还提供了用于将主机系统与网络连接的方法，其中从主机系统获得校验和信息，其用于在将数据存储在网络接口存储器系统中时产生用于输出数据的校验和值。

8. 发明授权

US07685434B2 Two parallel engines for high speed transmit IPsec processing 有权
标题翻译：两个并行引擎，用于高速传输IPsec处理
公开(公告)号：US07685434B2
公开(公告)日：2010-03-23
申请号：US10791557
申请日：2004-03-02
申请人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammad Y. Maniar , Somnath Viswanath
发明人： Marufa Kaniz , Jeffrey Dwork , Robert Alan Williams , Mohammad Y. Maniar , Somnath Viswanath
IPC分类号： G06F21/00 , G06F11/30
CPC分类号： H04L63/0485 , H04L63/164
摘要： The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The network interface offloads IPsec processing from the host processor. According to the invention, the security system includes two processors for encrypting and authenticating the outgoing data. Outgoing data packets are sent alternately to one or the other processor, whereby transmission processing can be accelerated relative to receive processing.
摘要翻译：本发明涉及一种用于将主机系统与网络进行接口的网络接口系统。网络接口系统包括总线接口系统，媒体访问控制系统和安全系统。网络接口从主机处理器卸载IPsec处理。根据本发明，安全系统包括用于加密和认证输出数据的两个处理器。输出数据分组被交替地发送到一个或另一个处理器，由此相对于接收处理可以加速传输处理。

9. 发明授权

US07065582B1 Automatic generation of flow control frames 有权
标题翻译：自动生成流量控制框
公开(公告)号：US07065582B1
公开(公告)日：2006-06-20
申请号：US09482327
申请日：2000-01-14
申请人： Jeffrey Dwork , Robert Alan Williams
发明人： Jeffrey Dwork , Robert Alan Williams
IPC分类号： G06F15/16 , G06F13/00
CPC分类号： G06F13/387 , H04L47/10 , H04L47/263 , H04L47/29
摘要： An automatic flow control mechanism that supports two modes of automatic flow control is provided in a network interface. In the first flow control mode, the network interface periodically compares the number of available receive descriptors with low and high threshold values. When the number of available receive descriptors falls below the low threshold value, the network interface sends a PAUSE frame requesting the link partner to suspend its transmission (in a full-duplex mode), or enables the back pressure mechanism (in a half-duplex mode). In the second flow control mode, when the network interface detects that the number of available receive descriptors is less than the low threshold value, it transmits a PAUSE frame requesting the link partner to suspend its transmission for a time period corresponding to a preprogrammed pause value (in a full-duplex mode), or enables the back pressure mechanism, at least, for a time interval defined by a pause timer loaded with the preprogrammed pause value (in a half-duplex mode).
摘要翻译：在网络接口中提供了支持两种自动流量控制模式的自动流量控制机制。在第一流控制模式中，网络接口周期性地将可用接收描述符的数量与低阈值和高阈值进行比较。当可用接收描述符的数量低于低阈值时，网络接口发送一个暂停帧，请求链路伙伴暂停其传输（以全双工模式），或启用背压机制（半双工模式）。在第二流控制模式中，当网络接口检测到可用接收描述符的数量小于低阈值时，它发送请求链路伙伴的暂停帧暂停其传输一段与预编程的暂停值相对应的时间段（全双工模式），或至少在由加载有预编程暂停值的暂停定时器（半双工模式））定义的时间间隔内启用背压机构。

10. 发明授权

US08504728B1 Network interface with secondary data and packet information storage and memory control systems to accommodate out-of-order data processing and split transactions on a host system bus 有权
标题翻译：具有辅助数据和分组信息存储和存储器控制系统的网络接口，以适应主机系统总线上的无序数据处理和拆分事务
公开(公告)号：US08504728B1
公开(公告)日：2013-08-06
申请号：US10890649
申请日：2004-07-14
申请人： Robert Alan Williams , Jeffrey Dwork , Hung Duy Vo , Kevin Pond
发明人： Robert Alan Williams , Jeffrey Dwork , Chin-Wei Kate Liang , Hung Duy Vo
IPC分类号： G06F15/16 , G06F13/00
CPC分类号： H04L9/0643 , H04L9/0637 , H04L63/164 , H04L2209/125 , H04L2209/20
摘要： A network interface system includes a memory system for managing data obtained via a system bus that supports split transactions. The memory system comprises a first memory for storing outgoing assembled data frames and associated control information prior to transfer of the outgoing data to the network, and an assembly memory that stores unassembled outgoing data from the bus. A memory control system stores the control information associated with pending bus read requests and also transfers outgoing data from the assembly memory to the first memory when all the outgoing data for a corresponding read request has been assembled.
摘要翻译：网络接口系统包括用于管理经由支持拆分事务的系统总线获得的数据的存储器系统。存储器系统包括用于在将输出数据传送到网络之前存储输出的组装数据帧和相关联的控制信息的第一存储器以及从总线存储未组装的输出数据的组装存储器。存储器控制系统存储与未决总线读取请求相关联的控制信息，并且当已经组装了对应的读取请求的所有输出数据时，还将组装存储器中的输出数据传送到第一存储器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式