会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Apparatus and method for estimating time stamp
    • 用于估计时间戳的装置和方法
    • US08934506B2
    • 2015-01-13
    • US13328269
    • 2011-12-16
    • Seung-Woo LeeBhum-Cheol LeeJung-Hee Lee
    • Seung-Woo LeeBhum-Cheol LeeJung-Hee Lee
    • H04J3/06
    • H04J3/0697H04J3/0638H04J3/0658H04J3/0667
    • An apparatus includes a difference extraction unit to extract a difference between a second time stamp value, which is obtained by adjusting a first time stamp value that is measured at a time of arrival of a synchronization message transmitted by the master at a Layer 3 to be synchronized in frequency with a clock of the master, and a third time stamp value, which is measured at a time of departure of the synchronization message from the master; a minimum filter to select a minimum from one or more difference values extracted by the difference extraction unit; and a delay variation calculation unit to estimate a time of arrival of a current synchronization message at the Layer 3 based on the selected minimum and calculate a delay variation.
    • 一种装置,包括差分提取单元,用于提取第二时间标记值之间的差异,该第二时间戳值是通过调整由第三层发送的由主机发送的同步消息的到达时所测量的第一时间戳值而获得的 频率与主机的时钟同步,以及第三时间戳值,其在与主机的同步消息的离开时测量; 最小滤波器,用于从由所述差分提取单元提取的一个或多个差值中选择最小值; 以及延迟变化计算单元,基于所选择的最小值来估计当前同步消息在层3的到达时间,并计算延迟变化。
    • 4. 发明申请
    • APPARATUS AND METHOD FOR ESTIMATING TIME STAMP
    • 估计时间戳的装置和方法
    • US20120155497A1
    • 2012-06-21
    • US13328269
    • 2011-12-16
    • Seung-Woo LeeBhum-Cheol LeeJung-Hee Lee
    • Seung-Woo LeeBhum-Cheol LeeJung-Hee Lee
    • H04J3/06
    • H04J3/0697H04J3/0638H04J3/0658H04J3/0667
    • An apparatus includes a difference extraction unit to extract a difference between a second time stamp value, which is obtained by adjusting a first time stamp value that is measured at a time of arrival of a synchronization message transmitted by the master at a Layer 3 to be synchronized in frequency with a clock of the master, and a third time stamp value, which is measured at a time of departure of the synchronization message from the master; a minimum filter to select a minimum from one or more difference values extracted by the difference extraction unit; and a delay variation calculation unit to estimate a time of arrival of a current synchronization message at the Layer 3 based on the selected minimum and calculate a delay variation.
    • 一种装置,包括差分提取单元,用于提取第二时间标记值之间的差异,该第二时间戳值是通过调整由第三层发送的由主机发送的同步消息的到达时所测量的第一时间戳值而获得的 频率与主机的时钟同步,以及第三时间戳值,其在与主机的同步消息的离开时测量; 最小滤波器,用于从由所述差分提取单元提取的一个或多个差值中选择最小值; 以及延迟变化计算单元,基于所选择的最小值来估计当前同步消息在层3的到达时间,并计算延迟变化。
    • 8. 发明授权
    • Liquid crystal display and thin film transistor array panel therefor
    • 液晶显示器和薄膜晶体管阵列面板
    • US07652725B2
    • 2010-01-26
    • US11288246
    • 2005-11-29
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • G02F1/1343
    • G02F1/1368G02F1/13624G02F2001/134345H01L27/1255
    • A thin film transistor array panel is provided, which includes: an insulating substrate; a gate line formed on the substrate and including a gate electrode; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer opposite the gate electrode; a data line formed on the gate insulating layer and including a first source electrode located on the semiconductor layer; first and second drain electrodes formed on the semiconductor layer, separated from each other and overlapping the gate electrode; a passivation layer formed on the data line and the first and the second drain electrodes; and first and second pixel electrodes electrically connected to the first and the second drain electrodes, respectively, wherein an overlapping area between the gate electrode and the first drain electrode is different from an overlapping area between the gate electrode and the second drain electrode.
    • 提供薄膜晶体管阵列面板,其包括:绝缘基板; 形成在所述基板上并包括栅电极的栅极线; 栅极绝缘层,形成在栅极线上; 形成在与栅电极相对的栅极绝缘层上的半导体层; 形成在所述栅绝缘层上并且包括位于所述半导体层上的第一源电极的数据线; 形成在半导体层上的第一和第二漏极彼此分离并与栅电极重叠; 形成在数据线和第一和第二漏电极上的钝化层; 以及分别与第一和第二漏电极电连接的第一和第二像素电极,其中栅电极和第一漏电极之间的重叠区域与栅电极和第二漏电极之间的重叠区域不同。
    • 9. 发明授权
    • Cell scheduling method of input and output buffered switch using simple iterative matching algorithm
    • 使用简单迭代匹配算法的输入和输出缓冲交换机的小区调度方法
    • US06904047B2
    • 2005-06-07
    • US09860273
    • 2001-05-17
    • Man-Soo HanJung-Hee LeeIn-Tack HanBhum-Cheol Lee
    • Man-Soo HanJung-Hee LeeIn-Tack HanBhum-Cheol Lee
    • H04L12/70H04L12/933H04L12/935H04L12/56
    • H04L49/1576H04L49/1523H04L49/3018H04L49/3027H04L2012/5679H04L2012/5683
    • A method for scheduling an input and output buffered ATM or packet switch and, more particularly, to a method for cell-scheduling an input and output buffered switch that is adapted to a high-speed large switch is provided. The input and output buffered switch has multiple switching planes, and its structure is used to compensated for decreasing performance of the input buffered switch resulting from HOL (head-of-line) blocking of the input buffered switch. The input and output buffered switch consists of input buffer modules grouping several input ports and output ports and output buffer modules, and each input buffer module has several FIFO queues for the associated module output buffer modules. In the input and output buffered switch having multiple switching planes, cell scheduling is carried out using a simple iterative matching (SIM) method. The SIM method consists of three operations, those are, request operation, grant operation, and accepting operation, and in the SIM method, the operations are iteratively carried out several times in one cell period, thereby matching efficiency can be increased. Each input buffered module determines simultaneously multiple FIFO queues served in one cell period, so that the SIM method with multiple selection ability has higher speed operations and better performance than conventional scheduling methods.
    • 提供一种用于调度输入和输出缓冲的ATM或分组交换机的方法,更具体地说,涉及一种适用于高速大型交换机的输入和输出缓冲交换机的小区调度方法。 输入和输出缓冲开关具有多个开关平面,其结构用于补偿由输入缓冲开关的HOL(线头)阻塞导致的输入缓冲开关的性能下降。 输入和输出缓冲交换机由输入缓冲区模块组成,分组几个输入端口和输出端口以及输出缓冲模块,每个输入缓冲区模块都有相应的模块输出缓冲模块的多个FIFO队列。 在具有多个交换平面的输入和输出缓冲交换机中,使用简单的迭代匹配(SIM)方法进行小区调度。 SIM方法由三种操作,即请求操作,授权操作和接受操作三种操作,在SIM方法中,在一个单元周期内对该操作进行多次迭代,可以提高匹配效率。 每个输入缓冲模块同时确定在一个单元周期内服务的多个FIFO队列,使得具有多种选择能力的SIM方法具有比传统调度方法更高的速度操作和更好的性能。
    • 10. 发明授权
    • Fuse housing for a microwave oven
    • 保险丝外壳为微波炉
    • US5925280A
    • 1999-07-20
    • US921360
    • 1997-08-29
    • Jung-Hee Lee
    • Jung-Hee Lee
    • F24C7/02H01H85/02H01H85/20H05B6/66H01H85/143
    • H01H85/2045H01H85/0241
    • A microwave oven comprises a main body, a cooking chamber and an electrical component compartment. The electrical component compartment contains a fuse housing which is mounted on a bracket to hold a fuse. Plastic coupling members are integrally mounted onto the fuse housing bracket, into which a fuse is inserted. Each coupling member includes a guide projecting integrally upwardly from the bracket. Both sides of the fuse housing contact respective ones of the guides. A protruding portion on the top of each guide forms a cam surface for spreading the guides apart, and a stop surface for preventing upward dislodgement of the fuse housing.
    • 微波炉包括主体,烹饪室和电气部件隔间。 电气部件隔间包含一个保险丝外壳,该保险丝外壳安装在支架上以保持保险丝。 塑料联接构件一体地安装在保险丝壳体支架上,保险丝插入该保险丝支架中。 每个联接构件包括从支架一体地向上突出的导向件。 保险丝壳体的两侧与相应的导轨接触。 每个引导件的顶部上的突出部分形成用于将引导件分开的凸轮表面和用于防止保险丝壳体向上移动的止动表面。