专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20060085580A1 Method for synchronizing processors in SMI following a memory hot plug event 有权
标题翻译：在内存热插拔事件之后，在SMI中同步处理器的方法
公开(公告)号：US20060085580A1
公开(公告)日：2006-04-20
申请号：US10964877
申请日：2004-10-14
申请人： Saurabh Gupta , Paul Stultz
发明人： Saurabh Gupta , Paul Stultz
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： A method for synchronizing processors during a system management interrupt caused from a memory hot plug event in multiple processor systems is disclosed. In one embodiment, a method for synchronizing processors during an assertion of a system management interrupt (SMI) in an information handling system including, for each processor, identifying whether the processor is an interrupt handling processor assigned to perform processing tasks necessary for resolving the SMI or a non-interrupt handling processor not assigned to perform the processing tasks necessary for resolving the SMI. The method further includes creating a task structure operable to cause non-interrupt handling processors to perform at least one task for each interrupt handling processor. The method further includes automatically performing the at least one task during the SMI for each non-interrupt handling processor.
摘要翻译：公开了一种用于在由多个处理器系统中的存储器热插拔事件引起的系统管理中断期间使处理器同步的方法。在一个实施例中，一种用于在信息处理系统中断言系统管理中断（SMI）期间同步处理器的方法，包括：对于每个处理器，识别处理器是否是被分配用于执行解决SMI所需的处理任务的中断处理处理器或未分配执行解析SMI所需的处理任务的非中断处理处理器。该方法还包括创建可操作以使非中断处理处理器对每个中断处理处理器执行至少一个任务的任务结构。该方法还包括在每个非中断处理处理器的SMI期间自动执行至少一个任务。

2. 发明申请

US20070156941A1 Method for synchronizing processors following a memory hot plug event 有权
标题翻译：在存储器热插拔事件之后同步处理器的方法
公开(公告)号：US20070156941A1
公开(公告)日：2007-07-05
申请号：US11684912
申请日：2007-03-12
申请人： Saurabh Gupta , Paul Stultz
发明人： Saurabh Gupta , Paul Stultz
IPC分类号： H05K7/10
CPC分类号： G06F13/24
摘要： A method for synchronizing processors during a system management interrupt caused from a memory hot plug event in multiple processor systems is disclosed. In one embodiment, a method for synchronizing processors during an assertion of a system management interrupt (SMI) in an information handling system including, for each processor, identifying whether the processor is an interrupt handling processor assigned to perform processing tasks necessary for resolving the SMI or a non-interrupt handling processor not assigned to perform the processing tasks necessary for resolving the SMI. The method further includes creating a task structure operable to cause non-interrupt handling processors to perform at least one task for each interrupt handling processor. The method further includes automatically performing the at least one task during the SMI for each non-interrupt handling processor.
摘要翻译：公开了一种用于在由多个处理器系统中的存储器热插拔事件引起的系统管理中断期间使处理器同步的方法。在一个实施例中，一种用于在信息处理系统中断言系统管理中断（SMI）期间同步处理器的方法，包括：对于每个处理器，识别处理器是否是被分配用于执行解决SMI所需的处理任务的中断处理处理器或未分配执行解析SMI所需的处理任务的非中断处理处理器。该方法还包括创建可操作以使非中断处理处理器对每个中断处理处理器执行至少一个任务的任务结构。该方法还包括在每个非中断处理处理器的SMI期间自动执行至少一个任务。

3. 发明申请

US20060047876A1 System and method for processing system management interrupts in a multiple processor system 有权
标题翻译：用于处理多处理器系统中的系统管理中断的系统和方法
公开(公告)号：US20060047876A1
公开(公告)日：2006-03-02
申请号：US10926666
申请日：2004-08-26
申请人： Paul Stultz
发明人： Paul Stultz
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： A system and method for processing system management interrupts in multiple processor systems is disclosed. In one embodiment, a method for processing a system management interrupt (SMI) in an information handling system including, for each processor, identifying whether the processor is an interrupt handling processor assigned to perform processing tasks necessary for resolving the SMI or a non-interrupt handling processor not assigned to perform the processing tasks necessary for resolving the SMI. The method further including, for each non-interrupt handling processor, setting the non-interrupt handling processor into a wait for Start-up Inter-Processor Interrupt (SIPI) mode. The method further including, for the interrupt handling processor, performing the processing tasks necessary for resolving the SMI such that upon entry into a SMI handler the interrupt handling processor enters and exits the SMI handler without synchronization with the non-interrupt handling processors.
摘要翻译：公开了一种用于处理多处理器系统中的系统管理中断的系统和方法。在一个实施例中，一种用于处理信息处理系统中的系统管理中断（SMI）的方法，包括：对于每个处理器，识别处理器是否是被分配用于执行解决SMI所需的处理任务的中断处理处理器或非中断处理器未分配以执行解决SMI所需的处理任务。该方法还包括对于每个非中断处理处理器，将非中断处理处理器设置为等待启动中间处理器中断（SIPI）模式。该方法还包括对于中断处理处理器，执行解析SMI所需的处理任务，使得在进入SMI处理程序时，中断处理处理器进入和退出SMI处理程序而不与非中断处理处理器同步。

4. 发明申请

US20050102457A1 System and method for interrupt processing in a multiple processor system 审中-公开
标题翻译：多处理器系统中的中断处理系统和方法
公开(公告)号：US20050102457A1
公开(公告)日：2005-05-12
申请号：US10706419
申请日：2003-11-12
申请人： Paul Stultz
发明人： Paul Stultz
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： A system and method for processing interrupts in a multiple processor system involves the use of uniquely addressable semaphores, each of which is associated with a processor of the multiple processor system and indicates whether the processor is in interrupt mode.
摘要翻译：用于处理多处理器系统中的中断的系统和方法涉及使用唯一可寻址的信号量，每个信号量与多处理器系统的处理器相关联并且指示处理器是否处于中断模式。

5. 发明申请

US20050102447A1 System and method for exiting from an interrupt mode in a multiple processor system 有权
标题翻译：在多处理器系统中从中断模式退出的系统和方法
公开(公告)号：US20050102447A1
公开(公告)日：2005-05-12
申请号：US10706657
申请日：2003-11-12
申请人： Paul Stultz
发明人： Paul Stultz
IPC分类号： G06F13/00 , G06F13/24
CPC分类号： G06F13/24
摘要： A system and method for interrupt processing includes a technique for exiting from interrupt mode in multiple processor systems. Those processors that were in a suspended or halt state immediately before entering the interrupt mode are released immediately with reference to the resolution of the interrupt condition. Those processors not responsible for the processing tasks associated with resolving the interrupt condition serially exit from interrupt mode on a time-delayed basis following the resolution of the interrupt condition.
摘要翻译：用于中断处理的系统和方法包括在多个处理器系统中从中断模式退出的技术。那些在进入中断模式之前处于暂停或停止状态的处理器将立即根据中断条件的解决方案进行释放。在解决中断条件后，与解决中断条件相关联的处理任务的那些处理器在延迟的基础上从中断模式逐渐退出。

6. 发明申请

US20070220244A1 Chipset-independent method for locally and remotely updating and configuring system BIOS 有权
标题翻译：用于本地和远程更新和配置系统BIOS的芯片组独立方法
公开(公告)号：US20070220244A1
公开(公告)日：2007-09-20
申请号：US11375766
申请日：2006-03-15
申请人： Samer Mahmoud , Paul Stultz
发明人： Samer Mahmoud , Paul Stultz
IPC分类号： G06F9/24
CPC分类号： G06F8/654
摘要： For updating a basic input output system (BIOS) code stored in a non-volatile memory (NVM) included in an information handling system (IHS), a plurality of conditions permitting the updating of the BIOS stored in the NVM from a memory of the IHS are verified. The contents of the memory are preserved by disabling interrupts and disabling bus masters capable of causing a change in the contents of the memory. The BIOS stored in the NVM is updated from the memory. A user interface is provided to display status of the updating of the NVM to improve user experience. Upon completion of the updating the IHS is reset by enabling a cold reboot, thereby enabling the changes made to the BIOS to take effect.
摘要翻译：为了更新存储在包括在信息处理系统（IHS）中的非易失性存储器（NVM）中的基本输入输出系统（BIOS）代码，允许从存储在NVM中的存储器中更新存储在NVM中的BIOS的多个条件 IHS已验证。通过禁用中断并禁用能够导致存储器内容改变的总线主机来保存存储器的内容。存储在NVM中的BIOS从存储器更新。提供用户界面来显示NVM更新的状态，以改善用户体验。完成更新后，通过启用冷重启来重置IHS，从而使对BIOS进行的更改生效。

7. 发明申请

US20050108515A1 System and method for manufacture of information handling systems with selective option ROM executions 有权
标题翻译：使用选择性ROM执行的信息处理系统的制造和制造方法
公开(公告)号：US20050108515A1
公开(公告)日：2005-05-19
申请号：US10713930
申请日：2003-11-14
申请人： Madhusudhan Rangarajan , Paul Stultz
发明人： Madhusudhan Rangarajan , Paul Stultz
IPC分类号： G06F15/177
CPC分类号： G06F9/4401
摘要： Option ROMs associated with information handling system processing components is selectively disabled to reduce the time associated with one or more boots of the information handling system, such as during deployment of applications after manufacture of the information handling system. An Option ROM selector module identifies one or more Option ROMs to disable at a boot, such as Option ROMs associated with processing components that are not needed for deployment of applications, and communicates the disabled Option ROMs to an Option ROM boot execution controller of the information handling system, such as with SMBIOS tokens. At a subsequent boot, the Option ROM execution controller prevents the BIOS from loading disabled Option ROMs for execution so that boot time is reduced with impact to the deployment of applications.
摘要翻译：与信息处理系统处理组件相关联的选项ROM被选择性地禁用，以减少与信息处理系统的一个或多个引导相关联的时间，诸如在信息处理系统的制造之后部署应用期间。选件ROM选择器模块识别在启动时禁用的一个或多个选项ROM，例如与处理部署应用程序不需要的组件相关联的选项ROM，并将禁用的选项ROM传送到信息的选件ROM引导执行控制器处理系统，如SMBIOS令牌。在随后的引导过程中，Option ROM执行控制器可防止BIOS加载禁用的选项ROM以进行执行，从而降低启动时间，同时影响应用程序的部署。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式