会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Floating detection circuit
    • 浮动检测电路
    • US5469086A
    • 1995-11-21
    • US182985
    • 1994-01-19
    • Sam-yong BahngSuk-ki Kim
    • Sam-yong BahngSuk-ki Kim
    • H03K17/00G01R31/317G06F11/00H03K19/0175H03K5/19H03K1/04
    • G01R31/31701G06F11/076
    • A floating detection circuit detects the floating state of an input node which can receive an externally applied DC input signal, and includes a pulse generator, a counter and a floating state discriminator. The pulse generator is coupled to the input node and supplies a pulse signal to the input node when the input node is in a floating state. The counter receives the pulse signal and counts the number of pulses included in the pulse signal during predetermined intervals. The floating state discriminator compares the number of pulses with a predetermined reference number, so as to produce a floating detection signal, wherein the floating detection signal indicates whether or not the input node is in a floating state. A semiconductor circuit includes this floating detection circuit and a DC level detector. The floating detection circuit included in the semiconductor circuit detects the input node state during a first period and produces the floating detection signal during a second period. The DC level detector is coupled to the input node and measures the level of the DC signal applied to the input node during the second period when the input node is not in a floating state.
    • 浮动检测电路检测可以接收外部施加的DC输入信号的输入节点的浮置状态,并且包括脉冲发生器,计数器和浮置状态鉴别器。 当输入节点处于浮动状态时,脉冲发生器耦合到输入节点并将脉冲信号提供给输入节点。 计数器接收脉冲信号,并且在预定间隔期间对包括在脉冲信号中的脉冲数进行计数。 浮动状态识别器将脉冲数与预定的参考数进行比较,以产生浮动检测信号,其中浮动检测信号指示输入节点是否处于浮置状态。 半导体电路包括该浮动检测电路和DC电平检测器。 包括在半导体电路中的浮动检测电路在第一周期期间检测输入节点状态,并在第二周期期间产生浮动检测信号。 直流电平检测器耦合到输入节点,并且当输入节点不处于浮动状态时,测量在第二周期期间施加到输入节点的直流信号的电平。
    • 2. 发明授权
    • Digital video encoder for digital video system
    • 数字视频编码器用于数字视频系统
    • US06285717B1
    • 2001-09-04
    • US08864565
    • 1997-05-29
    • Sam-yong BahngJung-chul Kim
    • Sam-yong BahngJung-chul Kim
    • H04N712
    • H04N21/4305H04N5/4401H04N5/46H04N9/64H04N9/68H04N11/143H04N11/162H04N11/20H04N19/61
    • A digital video encoder for a digital video system wherein digital video data output from an MPEG decoder is input and an analogue composite video baseband signal (CVBS) is output comprises first selection means for selectively outputting first and second clocks in response to a first selection signal, signal dividing means for dividing the input digital video data into a luminance signal and a chrominance signal in response to the output of the first selection means, luminance signal processing means for regulating the gain and offset of the luminance signal, adding a synchronizing signal to the regulated luminance signal, and filtering a low band component of the luminance signal to output the filtered signal as a digital luminance signal, chrominance signal processing means for regulating the gain of the chrominance signal, interpolating the gain-regulated chrominance signal, producing color difference signals, interpolating the produced color difference signals, filtering a low band component of the interpolated color difference signals, and modulating the filtered color difference signals, to thereby output the modulated signal as a digital chrominance signal, signal synthesizing means for synthesizing the digital luminance and chrominance signals and outputting the synthesized signal, first digital-to-analogue converting means for converting the synthesized signal to an analogue signal and outputting the converted signal as the analogue composite video baseband signal, and controlling means for outputting the first selection signal corresponding to the size and input speed of the input digital video signal. Therefore, synchronization is easy, costs are reduced, various OSD functions are provided, a high-quality image is provided, and the displayed image is undistorted.
    • 一种用于数字视频系统的数字视频编码器,其中输入从MPEG解码器输出的数字视频数据并输出模拟复合视频基带信号(CVBS),包括用于响应于第一选择信号选择性地输出第一和第二时钟的第一选择装置 信号分割装置,用于响应于第一选择装置的输出将输入的数字视频数据分成亮度信号和色度信号;亮度信号处理装置,用于调节亮度信号的增益和偏移,将同步信号加到 调节亮度信号,并对亮度信号的低频带分量进行滤波,以输出滤波后的信号作为数字亮度信号;色度信号处理装置,用于调节色度信号的增益,内插增益调节色度信号,产生色差 信号,内插产生的色差信号,过滤低禁令 d分量,并且调制滤波后的色差信号,从而输出调制信号作为数字色度信号;信号合成装置,用于合成数字亮度和色度信号,并输出合成信号,首先数字转换为 - 用于将合成信号转换为模拟信号并输出​​转换的信号作为模拟复合视频基带信号的分析转换装置,以及用于输出与输入数字视频信号的大小和输入速度对应的第一选择信号的控制装置。 因此,同步容易,成本降低,提供各种OSD功能,提供高质量图像,并且显示的图像不变形。