专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090133083A1 PASSIVE CIRCUIT FOR IMPROVED DIFFERENTIAL AMPLIFIER COMMON MODE REJECTION 审中-公开
标题翻译：用于改进的差分放大器通用模式拒绝的被动电路
公开(公告)号：US20090133083A1
公开(公告)日：2009-05-21
申请号：US11943665
申请日：2007-11-21
申请人： Shaul Klein , Oren Ben-Hamo , Moshe Meir , Ronen Ezra
发明人： Shaul Klein , Oren Ben-Hamo , Moshe Meir , Ronen Ezra
IPC分类号： H04N7/173
CPC分类号： H03F3/45085 , H03F3/45618 , H03F2200/09 , H03F2203/45638 , H03F2203/45702 , H03F2203/45731
摘要： A novel passive circuit for providing improved common mode rejection of a differential amplifier novel. The passive circuit functions to compensate for amplitude mismatches between the two outputs of a differential amplifier. To compensate for the amplitude mismatch between the output traces of the amplifier, a resistor is inserted in series with at either one or both of the differential outputs. The values of the resistors are set such that the mismatch is substantially eliminated. Inductors are connected in parallel with the resistors to create a zero ohm path for power. At high frequencies the inductor impedance is sufficiently high that the series resistor compensates for the imbalance caused by spurious products. The imbalance in the amplifier outputs is corrected with the resulting increase in the rejection of spurious frequency products by exploiting the differential common mode rejection (CMR) effect of the differential amplifier.
摘要翻译：一种用于提供差分放大器新颖的改进的共模抑制的新型无源电路。无源电路用于补偿差分放大器的两个输出之间的幅度失配。为了补偿放大器的输出迹线之间的幅度失配，电阻器与差分输出中的一个或两个串联插入。设置电阻器的值使得基本上消除了失配。电感器与电阻并联连接，以产生用于功率的零欧姆路径。在高频下，电感阻抗足够高，串联电阻补偿由虚假产物引起的不平衡。通过利用差分放大器的差分共模抑制（CMR）效应，放大器输出的不平衡被校正，从而导致杂散频率产物的抑制的增加。

2. 发明申请

US20080018427A1 APPARATUS FOR AND METHOD OF REDUCING POWER CONSUMPTION IN A CABLE MODEM 有权
标题翻译：降低电缆调制解调器功耗的方法和方法
公开(公告)号：US20080018427A1
公开(公告)日：2008-01-24
申请号：US11764914
申请日：2007-06-19
申请人： Ronen Ezra , Shaul Klein
发明人： Ronen Ezra , Shaul Klein
IPC分类号： H04Q1/30
CPC分类号： H04L1/22
摘要： A novel apparatus and method of reduced power consumption for battery backup operation of a communication device such as a cable modem. When the cable modem senses a failure of the external power source it requests from the cable head-end to switch from multi-channel DOCSIS 3.0 operation to single-channel DOCSIS 2.0 operation. In response to approval by the cable head-end, the cable modem shuts down multi-channel circuits in the PHY such as the wideband analog to digital converter (ADC) which is normally used during multi-channel operation. In its place, it activates narrowband circuitry such as a narrowband ADC which consumes far less power. Tuner filter circuits are also swapped to match the reduced bandwidth requirements of battery backup operation. To further reduce power, the narrower bandwidth requirements during battery backup operation permit the linearity of a programmable gain amplifier (PGA) in the upstream path to be reduced.
摘要翻译：一种电缆调制解调器等通信装置的电池备用操作的降低功耗的新型装置和方法。当电缆调制解调器感测到外部电源的故障时，请求电缆头端从多通道DOCSIS 3.0操作切换到单通道DOCSIS 2.0操作。响应于电缆头端的批准，电缆调制解调器关闭PHY中的多通道电路，例如通常在多通道操作期间使用的宽带模数转换器（ADC）。在它的位置，它激活窄带电路，如窄带ADC消耗远远低于功率。调谐器滤波器电路也被交换以匹配减少的电池备份操作的带宽要求。为了进一步降低功率，在电池备份操作期间较窄的带宽需求允许降低上游路径中的可编程增益放大器（PGA）的线性度。

3. 发明授权

US07523329B2 Apparatus for and method of reducing power consumption in a cable modem 有权
标题翻译：用于降低电缆调制解调器功耗的装置和方法
公开(公告)号：US07523329B2
公开(公告)日：2009-04-21
申请号：US11764914
申请日：2007-06-19
申请人： Ronen Ezra , Shaul Klein
发明人： Ronen Ezra , Shaul Klein
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32 , G06F11/30
CPC分类号： H04L1/22
摘要： A novel apparatus and method of reduced power consumption for battery backup operation of a communication device such as a cable modem. When the cable modem senses a failure of the external power source it requests from the cable head-end to switch from multi-channel DOCSIS 3.0 operation to single-channel DOCSIS 2.0 operation. In response to approval by the cable head-end, the cable modem shuts down multi-channel circuits in the PHY such as the wideband analog to digital converter (ADC) which is normally used during multi-channel operation. In its place, it activates narrowband circuitry such as a narrowband ADC which consumes far less power. Tuner filter circuits are also swapped to match the reduced bandwidth requirements of battery backup operation. To further reduce power, the narrower bandwidth requirements during battery backup operation permit the linearity of a programmable gain amplifier (PGA) in the upstream path to be reduced.
摘要翻译：一种电缆调制解调器等通信装置的电池备用操作的降低功耗的新型装置和方法。当电缆调制解调器感测到外部电源的故障时，请求电缆头端从多通道DOCSIS 3.0操作切换到单通道DOCSIS 2.0操作。响应于电缆头端的批准，电缆调制解调器关闭PHY中的多通道电路，例如通常在多通道操作期间使用的宽带模数转换器（ADC）。在它的位置，它激活窄带电路，如窄带ADC消耗远远低于功率。调谐器滤波器电路也被交换以匹配减少的电池备份操作的带宽要求。为了进一步降低功率，在电池备份操作期间较窄的带宽需求允许降低上游路径中的可编程增益放大器（PGA）的线性度。

4. 发明授权

US07978735B2 Single chip tuner integrated circuit for use in a cable modem 有权
标题翻译：用于电缆调制解调器的单芯片调谐器集成电路
公开(公告)号：US07978735B2
公开(公告)日：2011-07-12
申请号：US11775419
申请日：2007-07-10
申请人： Ronen Ezra , Shaul Klein
发明人： Ronen Ezra , Shaul Klein
IPC分类号： H04J1/02
CPC分类号： H04N5/4401 , H04L12/2801 , H04N5/505 , H04N7/102 , H04N21/4263 , H04N21/42676 , H04N21/6118
摘要： A novel single chip tuner integrated circuit (IC) for multiple video reception in a cable modem. The tuner circuit is well suited for use in cable modem systems adapted to implement the DOCSIS 3.0 specification which specifies multiple simultaneous video channel reception. The single-chip tuner integrated circuit comprises a plurality of tuner sub-circuits wherein each tuner sub-circuit is operative to generate a single output channel, determined in accordance with a tune commend input. The tune command input is used to generate a frequency reference signal that is input to a corresponding tuner sub-circuit. The frequency reference signal for a tuner sub-circuit is mixed with an input RF receive signal from the CATV input to the cable modem to generate a baseband channel. The baseband channel is subsequently filtered, amplified and input to the PHY circuit wherein undergoes analog to digital conversion (ADC) before being input to a baseband processor.
摘要翻译：一种用于电缆调制解调器中多视频接收的新型单片调谐器集成电路（IC）。调谐器电路非常适合于适用于实现指定多个同时视频信道接收的DOCSIS 3.0规范的电缆调制解调器系统。单片调谐器集成电路包括多个调谐器子电路，其中每个调谐器子电路可操作以产生根据曲调表示输入确定的单个输出通道。调谐命令输入用于产生输入到相应的调谐器子电路的频率参考信号。用于调谐器子电路的频率参考信号与从CATV输入到电缆调制解调器的输入RF接收信号混合以产生基带信道。基带信道随后被滤波，放大并输入到PHY电路，其中在输入到基带处理器之前经历模数转换（ADC）。

5. 发明申请

US20080089362A1 SINGLE CHIP TUNER INTEGRATED CIRCUIT FOR USE IN A CABLE MODEM 有权
标题翻译：单芯片调谐器集成电路用于电缆调制解调器
公开(公告)号：US20080089362A1
公开(公告)日：2008-04-17
申请号：US11775419
申请日：2007-07-10
申请人： Ronen Ezra , Shaul Klein
发明人： Ronen Ezra , Shaul Klein
IPC分类号： H04J1/02
CPC分类号： H04N5/4401 , H04L12/2801 , H04N5/505 , H04N7/102 , H04N21/4263 , H04N21/42676 , H04N21/6118
摘要： A novel single chip tuner integrated circuit (IC) for multiple video reception in a cable modem. The tuner circuit is well suited for use in cable modem systems adapted to implement the DOCSIS 3.0 specification which specifies multiple simultaneous video channel reception. The single-chip tuner integrated circuit comprises a plurality of tuner sub-circuits wherein each tuner sub-circuit is operative to generate a single output channel, determined in accordance with a tune commend input. The tune command input is used to generate a frequency reference signal that is input to a corresponding tuner sub-circuit. The frequency reference signal for a tuner sub-circuit is mixed with an input RF receive signal from the CATV input to the cable modem to generate a baseband channel. The baseband channel is subsequently filtered, amplified and input to the PHY circuit wherein undergoes analog to digital conversion (ADC) before being input to a baseband processor.
摘要翻译：一种用于电缆调制解调器中多视频接收的新型单片调谐器集成电路（IC）。调谐器电路非常适合于适用于实现指定多个同时视频信道接收的DOCSIS 3.0规范的电缆调制解调器系统。单片调谐器集成电路包括多个调谐器子电路，其中每个调谐器子电路可操作以产生根据音调表示输入确定的单个输出通道。调谐命令输入用于产生输入到相应的调谐器子电路的频率参考信号。用于调谐器子电路的频率参考信号与从CATV输入到电缆调制解调器的输入RF接收信号混合以产生基带信道。基带信道随后被滤波，放大并输入到PHY电路，其中在输入到基带处理器之前经历模数转换（ADC）。

6. 发明申请

US20090190638A1 Automatic Downstream Calibration 审中-公开
标题翻译：自动下游校准
公开(公告)号：US20090190638A1
公开(公告)日：2009-07-30
申请号：US12359667
申请日：2009-01-26
申请人： Moshe Meir , Damian Moreno , Oren Ben Hamo , Ronen Ezra
发明人： Moshe Meir , Damian Moreno , Oren Ben Hamo , Ronen Ezra
IPC分类号： H04L5/16
CPC分类号： H04L12/2801 , H04L12/2898
摘要： Embodiments of the invention provide a method for auto calibration with fix and stable power wide band noise at the cable modem input without any need to change input power by using PHY back-off variation at the ADC input. The wide band tuner's IF VGA calibration is accomplished by freezing RF agcs at specific state and back off variation of the ADC input.
摘要翻译：本发明的实施例提供一种用于在电缆调制解调器输入处具有固定和稳定的功率宽带噪声的自动校准的方法，而不需要通过在ADC输入处使用PHY退避变化来改变输入功率。宽带调谐器的IF VGA校准是通过在特定状态下冻结RF agcs并退回ADC输入的变化来实现的。

7. 发明申请

US20100061432A1 REDUCED COST SAW-LESS CATV RF TUNER CIRCUIT FOR USE IN A CABLE MODEM 审中-公开
标题翻译：降低成本的无线CATV射频调谐器电路用于电缆调制解调器
公开(公告)号：US20100061432A1
公开(公告)日：2010-03-11
申请号：US12208457
申请日：2008-09-11
申请人： Oren Ben-Hamo , Boris Froimovich , Moshe Meir , Ronen Ezra
发明人： Oren Ben-Hamo , Boris Froimovich , Moshe Meir , Ronen Ezra
IPC分类号： H04B1/38 , H04B3/00
CPC分类号： H04N5/455 , H04N21/6118 , H04N21/6168
摘要： A novel reduced cost CATV RF tuner circuit that can serve as a replacement circuit for one based on a surface acoustic wave (SAW) filter. The tuner circuit is particularly suitable for use in cable modem systems adapted to implement the DOCSIS 2.0 specification which specifies single channel video reception. The invention replaces the traditional SAW filter functions of image rejection and channel selection with both analog and digital components and circuits. The image rejection function is performed by a combination of analog multiple filters. Digital filtering is then used to perform the channel selection operation. The analog based image reject filter can be constructed using relatively inexpensive passive components, while the digital channel selection filter can be implemented in software, firmware, gate array (FPGA) or ASIC.
摘要翻译：一种新颖的降低成本的CATV RF调谐器电路，其可以用作基于表面声波（SAW）滤波器的替代电路。调谐器电路特别适用于适用于实现指定单通道视频接收的DOCSIS 2.0规范的电缆调制解调器系统。本发明用模拟和数字组件和电路替代了传统的图像抑制和信道选择功能。图像抑制功能通过模拟多重滤波器的组合来执行。然后使用数字滤波来执行频道选择操作。可以使用相对便宜的无源元件构建基于模拟的图像抑制滤波器，而数字信道选择滤波器可以在软件，固件，门阵列（FPGA）或ASIC中实现。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式