专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4079458A High resolution character generator 失效
标题翻译：高分辨率字符发生器
公开(公告)号：US4079458A
公开(公告)日：1978-03-14
申请号：US713545
申请日：1976-08-11
申请人： Ronald E. Rider , Butler W. Lampson
发明人： Ronald E. Rider , Butler W. Lampson
IPC分类号： G06K15/12 , G09G5/24 , G09G5/42 , G06F3/14
CPC分类号： G09G5/42 , G06K15/128 , G09G5/24
摘要： High resolution character generator for producing rows of characters to be scanned on a display medium. Input data defining characters to be printed in ordered rows of text is sorted to provide specifications for the characters which being on each successive scan line. These specifications are stored initially in an input buffer, and specifications for characters which have been partially printed in a previous scan line are stored in an active character buffer. For each scan line, the character specifications are read first from the active character buffer and then from the input buffer until an end of line specifier is reached. For each character specification received, a font memory containing data defining the characters is cycled. The data from the font memory is decoded and presented to the display medium on a line by line basis.
摘要翻译：用于产生要在显示介质上扫描的字符行的高分辨率字符发生器。定义要按有序行文字打印的字符的输入数据进行排序，以便为每个连续扫描行上的字符提供规格。这些规范最初存储在输入缓冲器中，并且已经部分地打印在先前扫描行中的字符的规格被存储在活动字符缓冲器中。对于每条扫描线，首先从活动字符缓冲区读取字符规格，然后从输入缓冲区读取字符规格，直到到达行尾说明符。对于接收到的每个字符规范，循环包含定义字符的数据的字体存储器。来自字体存储器的数据被解码并逐行呈现给显示介质。

2. 发明授权

US4152697A Parallel run-length decoder 失效
标题翻译：并行游程解码器
公开(公告)号：US4152697A
公开(公告)日：1979-05-01
申请号：US713544
申请日：1976-08-11
申请人： Ronald E. Rider , Butler W. Lampson
发明人： Ronald E. Rider , Butler W. Lampson
IPC分类号： G06K15/10 , G06T9/00 , G09G5/24 , G09G5/42 , H03M7/46 , H04N1/419 , G06F3/00
CPC分类号： H03M7/46 , G06T9/005 , G09G5/24 , G09G5/42
摘要： System and method for parallel decoding of character data in run length format to produce data in dot matrix form for presentation to a display device. The data for successive runs is stored in registers and processed in parallel to provide address data for memory devices programmed to deliver predetermined output data patterns in response to the address data.
摘要翻译：用于以游程长度格式并行解码字符数据的系统和方法以产生用于呈现给显示设备的点阵形式的数据。用于连续运行的数据被存储在寄存器中并且被处理以提供编程为响应于地址数据传送预定输出数据模式的存储器件的地址数据。

3. 发明授权

US4279002A Adapter for raster output scanning printer 失效
标题翻译：光栅输出扫描打印机适配器
公开(公告)号：US4279002A
公开(公告)日：1981-07-14
申请号：US899137
申请日：1978-04-24
申请人： Ronald E. Rider
发明人： Ronald E. Rider
IPC分类号： G06F3/12 , G06K15/12 , H04N1/23 , H04N1/32 , H04N1/36
CPC分类号： G06K15/128
摘要： An adapter is provided as an interface between a raster output scanning printer and an electronic image processor which formats digital information for use by the printer in creating printed images. The adapter accepts digital pulses through a structured array of communication lines from the electronic image processor. Each line is dedicated to the provision of certain video or control information which may be utilized by any one of a number of different raster output scanning printers. The electronic image processor is indifferent to the identity of the type of printer to which information is provided as the adapter serves to manipulate the data provided by the electronic image processor in a manner suitable to control the particular printer employed. The adapter is sensitive to the scanning cycles of the printer and accommodates deviations in scan time to increase or decrease the rate of provision of video information in accordance with fluctuations in printer motor speed. A phase lock loop with the printer motor is provided for this purpose. The adapter also multiplexes status information of operating conditions generated internally and from the printer, and serially sends this status information to the electronic image processor.
摘要翻译：提供适配器作为光栅输出扫描打印机和电子图像处理器之间的接口，其格式化数字信息以供打印机在创建打印图像时使用。适配器通过来自电子图像处理器的通信线路的结构化阵列接受数字脉冲。每条线专用于提供可由多个不同的光栅输出扫描打印机中的任何一个使用的某些视频或控制信息。电子图像处理器对于适配器用于以适合于控制所使用的特定打印机的方式来操纵由电子图像处理器提供的数据的打印机类型的身份无动于衷。适配器对打印机的扫描周期敏感，并适应扫描时间的偏差，以根据打印机电机速度的波动增加或减少视频信息的提供速率。为此，提供了带有打印机电机的锁相环。适配器还多路复用内部生成的操作条件和打印机的状态信息，并将该状态信息串行发送到电子图像处理器。

4. 发明授权

US5243518A Document services architecture 失效
标题翻译：文件服务架构
公开(公告)号：US5243518A
公开(公告)日：1993-09-07
申请号：US695496
申请日：1991-05-03
申请人： Charles P. Holt , Anthony M. Federico , Ernest L. Legg , Gene A. McDaniel, Jr. , Ronald E. Rider
发明人： Charles P. Holt , Anthony M. Federico , Ernest L. Legg , Gene A. McDaniel, Jr. , Ronald E. Rider
IPC分类号： H04L29/10 , G06F17/21 , G06F17/30
CPC分类号： G06F17/30557 , G06F17/30011
摘要： A layered document services architecture facilitating operation and interconnection of electronic printing systems with both resident and non-resident work inputs.

5. 发明授权

US06307977B1 Set of run-length codewords containing printing hints 有权
标题翻译：包含打印提示的游程长度码字集
公开(公告)号：US06307977B1
公开(公告)日：2001-10-23
申请号：US09193185
申请日：1998-11-17
申请人： George L. Eldridge , David E. Rumph , Farzin Blurfrushan , Ronald E. Rider
发明人： George L. Eldridge , David E. Rumph , Farzin Blurfrushan , Ronald E. Rider
IPC分类号： G06K936
CPC分类号： H04N19/93
摘要： A run length codeword system which has a set of codewords, each codeword being one byte. The first codeword of a run is divided into a 4-bit code part and 4 bits of printing hints. The code part specifies the source of the data, and the format of the remaining bytes in the run. The remaining one or two codewords specify the number of remaining data bytes in the run, or color values.
摘要翻译：具有一组码字的游程长度码字系统，每个码字是一个字节。运行的第一个代码字被分为4位代码部分和4位打印提示。代码部分指定数据的源，以及运行中剩余字节的格式。剩余的一个或两个码字指定运行中剩余的数据字节数，或颜色值。

6. 发明授权

US4843542A Virtual memory cache for use in multi-processing systems 失效
标题翻译：用于多处理系统的虚拟内存缓存
公开(公告)号：US4843542A
公开(公告)日：1989-06-27
申请号：US930172
申请日：1986-11-12
申请人： Stephen R. Dashiell , Bindiganavele A. Prasad , Ronald E. Rider , James A. Steffen
发明人： Stephen R. Dashiell , Bindiganavele A. Prasad , Ronald E. Rider , James A. Steffen
IPC分类号： G06F12/08
CPC分类号： G06F12/0833
摘要： A system for maintaining data consistency among distributed processors, each having its associated cache memory. A processor addresses data in its cache by specifying the virtual address. The cache will search its cells for the data associatively. Each cell has a virtual address, a real address, flags and a plurality of associated data words. If there is no hit on the virtual address supplied by the processor, a map processor supplies the equivalent real address which the cache uses to access the data from another cache if one has it, or else from real memory. When a processor writes into a data word in the cache, the cache will update all other caches that share the data before allowing the write to the local cache.
摘要翻译：一种用于维护分布式处理器之间的数据一致性的系统，每个都具有其关联的高速缓存。处理器通过指定虚拟地址来对其缓存中的数据进行寻址。高速缓存将相关地搜索其单元格的数据。每个单元具有虚拟地址，真实地址，标志和多个相关联的数据字。如果处理器提供的虚拟地址没有命中，则映射处理器提供高速缓存用于从另一高速缓存访问数据的等效实地址（如果有的话），或者从实际存储器提供。当处理器写入缓存中的数据字时，高速缓存将在允许写入本地缓存之前更新共享数据的所有其他高速缓存。

7. 发明授权

US4320420A Hybrid bit clock servo 失效
标题翻译：混合位时钟伺服
公开(公告)号：US4320420A
公开(公告)日：1982-03-16
申请号：US165813
申请日：1980-07-03
申请人： Ronald E. Rider
发明人： Ronald E. Rider
IPC分类号： H04N1/113 , B41J2/44 , G03G15/04 , H04N1/053 , H04N1/04
CPC分类号： H04N1/053 , H04N1/1135 , H04N2201/0471 , H04N2201/04775
摘要： A circuit for controlling the clock rate separately for each facet of a polygon used in a laser driven raster output scanner. The clock rate for facet #0 is servoed using a first order integrator (11) driven by a digital correction circuit which compares the actual number of pulses against the required number, and produces therefrom an analog correction pulse width which is applied to the integrator (11). A second order integrator (19) is used to compensate for leakage of charge from the parallel capacitor of the first order integrator (11), to improve performance. The remaining facets are then corrected for by assigning to each an individual correction voltage. This correction voltage is generated by counting clock pulses for each additional facet and using these pulse totals to generate individual analog correction voltages which are added to, or subtracted from the facet #0 voltage in an adder (18) which combines the facet #0 correction voltage with each individual voltage in sequence. The result is a relatively simple and inexpensive circuit that compensates for facet signature errors, as well as errors produced by drive motor hunting.
摘要翻译：用于在激光驱动的光栅输出扫描器中使用的多边形的每一个面分别控制时钟频率的电路。使用由数字校正电路驱动的第一阶积分器（11）对面＃0的时钟速率进行伺服，该数字校正电路将实际脉冲数与所需数量进行比较，并由此产生施加到积分器的模拟校正脉冲宽度 11）。二阶积分器（19）用于补偿来自一阶积分器（11）的并联电容器的电荷泄漏，以提高性能。然后通过分配每个单独的校正电压来校正剩余的面。该校正电压通过对每个附加小面进行计数时钟脉冲并使用这些脉冲总数来产生单独的模拟校正电压来产生，所述各个模拟校正电压被加到加法器（18）中的或从小面＃0电压中减去，该加法器组合了小面＃0校正每个电压按顺序进行。结果是相对简单和廉价的电路，补偿了小平面签名错误，以及由驱动马达打猎产生的错误。

8. 发明授权

US4276647A High speed Hamming code circuit and method for the correction of error bursts 失效
标题翻译：高速汉明码电路及纠错方法
公开(公告)号：US4276647A
公开(公告)日：1981-06-30
申请号：US63022
申请日：1979-08-02
申请人： Charles P. Thacker , Fielding M. Norman , Ronald E. Rider
发明人： Charles P. Thacker , Fielding M. Norman , Ronald E. Rider
IPC分类号： G06F11/10 , G11B20/18 , H03M13/00 , H03M13/17
CPC分类号： H03M13/17
摘要： A circuit and method for the high speed generation and comparison of Hamming codes to enable the correction of an error burst is described. The circuit generates or compares n Hamming codes simultaneously with the data field transmission. Each code word is associated with a data field word comprising every n.sup.th bit. The resultant system corrects error bursts of up to n bits.Additional circuitry is included to enable the correction of error bits in parallel, increasing the system bandwidth.
摘要翻译：描述了用于高速生成和比较汉明码以实现错误突发校正的电路和方法。该电路与数据字段传输同时生成或比较n个汉明码。每个码字与包括每第n位的数据字段字相关联。所得到的系统校正高达n位的错误突发。包括附加电路可以并行校正错误位，增加系统带宽。

9. 发明授权

US06650261B2 Sliding window compression method utilizing defined match locations 有权
标题翻译：使用定义的匹配位置的滑动窗口压缩方法
公开(公告)号：US06650261B2
公开(公告)日：2003-11-18
申请号：US10175242
申请日：2002-06-18
申请人： William E. Nelson , James M. Sweet , Norman W. Zeck , Ronald E. Rider
发明人： William E. Nelson , James M. Sweet , Norman W. Zeck , Ronald E. Rider
IPC分类号： H03M700
CPC分类号： G06T9/005 , H03M7/3086
摘要： An improved sliding window dictionary-based compression method limits the data within the sliding window searched to data strings occurring at each discrete match location within a plurality of predefined discrete match locations, the plurality of predefined discrete match locations comprising a set of non-continuous data positions within the window of data.
摘要翻译：改进的基于滑动窗口字典的压缩方法将搜索到的滑动窗口内的数据限制在多个预定离散匹配位置内的每个离散匹配位置处出现的数据串，所述多个预定离散匹配位置包括一组非连续数据数据窗口内的位置。

10. 发明授权

US06317222B1 Set of run-length codewords containing pointers to data sources 有权
标题翻译：包含指向数据源的游程长度码字集
公开(公告)号：US06317222B1
公开(公告)日：2001-11-13
申请号：US09193194
申请日：1998-11-17
申请人： George L. Eldridge , David E. Rumph , Farzin Blurfrushan , Ronald E. Rider
发明人： George L. Eldridge , David E. Rumph , Farzin Blurfrushan , Ronald E. Rider
IPC分类号： G06K1500
CPC分类号： H04N1/333 , G06K15/00 , G06T9/005 , H04N2201/33357 , H04N2201/33378
摘要： A run length codeword system which has a set of codewords, each codeword being one byte. The first codeword of a run is divided into a 4-bit code part and 4 bits of printing hints. The code part specifies the source of the data, and the format of the remaining bytes in the run. The remaining one or two codewords specify the number of remaining data bytes in the run, or color values.
摘要翻译：具有一组码字的游程长度码字系统，每个码字是一个字节。运行的第一个代码字被分为4位代码部分和4位打印提示。代码部分指定数据的源，以及运行中剩余字节的格式。剩余的一个或两个码字指定运行中剩余的数据字节数，或颜色值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式