专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070250669A1 DATA PROCESSING SYSTEM, PROCESSOR AND METHOD OF DATA PROCESSING THAT REDUCE STORE QUEUE ENTRY UTILIZATION FOR SYNCHRONIZING OPERATIONS 失效
标题翻译：数据处理系统，处理器和数据处理方法减少存储队列进入同步操作的使用
公开(公告)号：US20070250669A1
公开(公告)日：2007-10-25
申请号：US11380020
申请日：2006-04-25
申请人： Ravi Arimilli , Thomas Capasso , Robert Cargnoni , Guy Guthrie , Hugh Shen , William Starke
发明人： Ravi Arimilli , Thomas Capasso , Robert Cargnoni , Guy Guthrie , Hugh Shen , William Starke
IPC分类号： G06F13/00
CPC分类号： G06F9/3842 , G06F9/3851 , G06F9/544
摘要： A data processing system includes a processor core and a memory subsystem. The memory subsystem includes a store queue having a plurality of entries, where each entry includes an address field for holding the target address of store operation, a data field for holding data for the store operation, and a virtual sync field indicating a presence or absence of a synchronizing operation associated with the entry. The memory subsystem further includes a store queue controller that, responsive to receipt at the memory subsystem of a sequence of operations including a synchronizing operation and a particular store operation, places a target address and data of the particular store operation within the address field and data field, respectively, of an entry in the store queue and sets the virtual sync field of the entry to represent the synchronizing operation, such that a number of store queue entries utilized is reduced.
摘要翻译：数据处理系统包括处理器核心和存储器子系统。存储器子系统包括具有多个条目的存储队列，其中每个条目包括用于保存存储操作的目标地址的地址字段，用于保存用于存储操作的数据的数据字段和指示存在或不存在的虚拟同步字段与该条目相关联的同步操作。存储器子系统还包括存储队列控制器，其响应于在存储器子系统处的接收包括同步操作和特定存储操作的一系列操作，将特定存储操作的目标地址和数据放置在地址字段和数据中字段，并且设置条目的虚拟同步字段以表示同步操作，使得减少使用的存储队列条目的数量。

2. 发明申请

US20050251622A1 Method to stall store operations to increase chances of gathering full entries for updating cachelines 失效
标题翻译：停止存储操作以增加收集完整条目以更新高速缓存行的机会的方法
公开(公告)号：US20050251622A1
公开(公告)日：2005-11-10
申请号：US10825188
申请日：2004-04-15
申请人： Ravi Arimilli , Robert Cargnoni , Hugh Shen , Derek Williams
发明人： Ravi Arimilli , Robert Cargnoni , Hugh Shen , Derek Williams
IPC分类号： G06F9/312 , G06F9/38 , G06F12/00 , G06F12/08
CPC分类号： G06F12/0897 , G06F9/30043 , G06F9/3824 , G06F9/3834 , G06F12/0804
摘要： A method and processor system that substantially enhances the store gathering capabilities of a store queue entry to enable gathering of a maximum number of proximate-in-time store operations before the entry is selected for dispatch. A counter is provided for each entry to track a time since a last gather to the entry. When a new gather does not occur before the counter reaches a threshold saturation point, the entry is signaled ready for dispatch. By defining an optimum threshold saturation point before the counter expires, sufficient time is provided for the entry to gather a proximate-in-time store operation. The entry may be deemed eligible for selection when certain conditions occur, including the entry becoming full, issuance of a barrier operation, and saturation of the counter. The use of the counter increases the ability of a store queue entry to complete gathering of enough store operations to update an entire cache line before that entry is dispatched to an RC machine.
摘要翻译：一种方法和处理器系统，其基本上增强了存储队列条目的存储收集能力，以便能够在该条目被选择用于发送之前收集最大数量的接近时间存储操作。为每个条目提供一个计数器，以跟踪从上次收集到条目的时间。当计数器达到阈值饱和点之前没有发生新的聚合时，该信号将被发出准备就绪。通过在计数器到期之前定义最佳阈值饱和点，为入口提供足够的时间来收集即时存储操作。当某些条件发生时，条目可能被视为有资格进行选择，包括条目变满，发出屏障操作和计数器的饱和。计数器的使用增加了存储队列条目完成收集足够的存储操作以在将该条目分派到RC机器之前更新整个高速缓存行的能力。

3. 发明申请

US20080109816A1 METHOD, PROCESSING UNIT AND DATA PROCESSING SYSTEM FOR MICROPROCESSOR COMMUNICATION IN A MULTI-PROCESSOR SYSTEM 失效
标题翻译：多处理器系统中微处理器通信的方法，处理单元和数据处理系统
公开(公告)号：US20080109816A1
公开(公告)日：2008-05-08
申请号：US11971959
申请日：2008-01-10
申请人： RAVI ARIMILLI , Robert Cargnoni , Derek Williams , Kenneth Wright
发明人： RAVI ARIMILLI , Robert Cargnoni , Derek Williams , Kenneth Wright
IPC分类号： G06F9/50
CPC分类号： G06F9/30101
摘要： A processor communication register (PCR) contained in each processor within a multiprocessor system provides enhanced processor communication. Each PCR stores identical processor communication information that is useful in pipelined or parallel multi-processing. Each processor has exclusive rights to store to a sector within each PCR and has continuous access to read the contents of its own PCR. Each processor updates its exclusive sector within all of the PCRs, instantly allowing all of the other processors to see the change within the PCR data, and bypassing the cache subsystem. Efficiency is enhanced within the multiprocessor system by providing processor communications to be immediately transferred into all processors without momentarily restricting access to the information or forcing all the processors to be continually contending for the same cache line, and thereby overwhelming the interconnect and memory system with an endless stream of load, store and invalidate commands.
摘要翻译：包含在多处理器系统内的每个处理器中的处理器通信寄存器（PCR）提供增强的处理器通信。每个PCR存储在流水线或并行多处理中有用的相同的处理器通信信息。每个处理器具有存储在每个PCR内的扇区的专有权利，并且具有连续访问以读取其自己的PCR的内容。每个处理器在所有PCR中更新其独占扇区，立即允许所有其他处理器查看PCR数据中的更改，并绕过缓存子系统。通过提供处理器通信以立即转移到所有处理器中而不会立即限制对信息的访问或迫使所有处理器连续地竞争相同的高速缓存行，从而将互连和存储系统压倒在一起，从而在多处理器系统中提高效率无限流的加载，存储和无效命令。

4. 发明申请

US20080091918A1 METHOD AND DATA PROCESSING SYSTEM FOR MICROPROCESSOR COMMUNICATION IN A CLUSTER-BASED MULTI-PROCESSOR SYSTEM 失效
标题翻译：基于群集多处理器系统的微处理器通信的方法和数据处理系统
公开(公告)号：US20080091918A1
公开(公告)日：2008-04-17
申请号：US11952479
申请日：2007-12-07
申请人： Ravi Arimilli , Robert Cargnoni , Derek Williams , Kenneth Wright
发明人： Ravi Arimilli , Robert Cargnoni , Derek Williams , Kenneth Wright
IPC分类号： G06F15/76 , G06F9/02
CPC分类号： H04L69/16 , G06F15/17 , H04L12/42 , H04L67/1002 , H04L69/161 , H04W28/14
摘要： A processor communication register (PCR) contained within a multiprocessor cluster system provides enhanced processor communication. The PCR stores information that is useful in pipelined or parallel multi-processing. Each processor cluster has exclusive rights to store to a sector within the PCR and has continuous access to read its contents. Each processor cluster updates its exclusive sector within the PCR, instantly allowing all of the other processors within the cluster network to see the change within the PCR data, and bypassing the cache subsystem. Efficiency is enhanced within the processor cluster network by providing processor communications to be immediately networked and transferred into all processors without momentarily restricting access to the information or forcing all the processors to be continually contending for the same cache line, and thereby overwhelming the interconnect and memory system with an endless stream of load, store and invalidate commands.
摘要翻译：包含在多处理器集群系统内的处理器通信寄存器（PCR）提供增强的处理器通信。 PCR存储在流水线或并行多处理中有用的信息。每个处理器集群具有存储到PCR中的扇区的独占权限，并且具有连续访问以读取其内容。每个处理器集群在PCR中更新其独占部分，立即允许集群网络内的所有其他处理器查看PCR数据中的更改，并绕过缓存子系统。处理器集群网络中的效率得到提高，通过提供处理器通信来立即联网并传输到所有处理器中，而不会立即限制对信息的访问，或迫使所有处理器持续竞争相同的高速缓存行，从而压倒互连和内存系统具有无限的加载流，存储和无效命令。

5. 发明申请

US20060101226A1 Method, system, and program for transferring data directed to virtual memory addresses to a device memory 失效
标题翻译：用于将指向虚拟存储器地址的数据传送到设备存储器的方法，系统和程序
公开(公告)号：US20060101226A1
公开(公告)日：2006-05-11
申请号：US10982354
申请日：2004-11-05
申请人： Michael Benhase , Robert Cargnoni , James Fields , Michael Mayfield , Bruce Mealey
发明人： Michael Benhase , Robert Cargnoni , James Fields , Michael Mayfield , Bruce Mealey
IPC分类号： G06F12/10
CPC分类号： G06F12/1081 , G06F2212/206
摘要： Provided are a method, system, and program for transferring data directed to virtual memory addresses to a device memory. Indicator bits are set for ranges of device memory addresses in a device accessible over an Input/Output (I/O) bus indicating whether gathering is enabled for the device memory address ranges. Transfer operations are processed to transfer data to contiguous device memory addresses in the device. A determination is made as to whether the indicator bits for the contiguous device memory addresses indicate that gathering is enabled. A single bus I/O transaction is generated to transfer data for the contiguous device memory addresses over the I/O bus in response to determining that the indicator bits for the contiguous device memory addresses indicate that gathering is enabled.
摘要翻译：提供了用于将指向虚拟存储器地址的数据传送到设备存储器的方法，系统和程序。指示位设置在可通过输入/输出（I / O）总线访问的设备中的设备存储器地址的范围，指示是否对设备存储器地址范围进行采集。处理传输操作将数据传输到设备中的连续设备存储器地址。确定连续设备存储器地址的指示符位是否指示该采集被启用。响应于确定连续设备存储器地址的指示符位表示启用了集合，生成单总线I / O事务以通过I / O总线传送连续设备存储器地址的数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式