专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

DE19808988B4 未知
公开(公告)号：DE19808988B4
公开(公告)日：2007-05-24
申请号：DE19808988
申请日：1998-03-03
申请人： QUICKTURN DESIGN SYSTEMS INC N
发明人： SARNO TONY R , SCHAEFER INGO , CHILTON JOHN E , PAPAMARCOS MARK S , BLANDING CURTIS J
IPC分类号： G06F11/22 , G06F17/50 , G01R31/317 , G06F11/26 , G11C29/00
摘要： A time-sliced hardware-based emulator including at least one of: programmable I/O assignment; programmable levels of DC voltage; programmable pull-up or pull-down resistors in the emulator on a pin-by pin basis; programmable forcing and/or disabling of value output from the emulator on each pin; programmable clocking; and programmable sample modes. An emulator is connected to a target system via a Pod System Interface (PSI), a specially designed cable, and a Pod User Interface (PUI). For data traveling from the emulator to the target system, each PSI receives up to 128 bits of data from the emulator. The cable, however, is only 32 bits wide. Therefore, the emulator multiplexes the data sent over the cable, sending eight interleaved groups of 32 bits to the PSI in accordance with a fast clock signal. Each PUI receives the groups of 32 bits from the PSI and sends them to the target system in accordance with control signals from the emulator. For data traveling from the target system to the emulator, each PUI receives up to 128 bits of data from the target system. Each PUI sends four groups of 32 bits in accordance with a fast clock signal. Each PSI receives the groups of 32 bits and holds them in an internal register, sending the received bits to the emulator under control of the emulator.

2. 发明专利

DE19808988A1 未知
公开(公告)号：DE19808988A1
公开(公告)日：1998-11-12
申请号：DE19808988
申请日：1998-03-03
申请人： QUICKTURN DESIGN SYSTEMS INC N
发明人： SARNO TONY R , SCHAEFER INGO , CHILTON JOHN E , PAPAMARCOS MARK S , BLANDING CURTIS J
IPC分类号： G06F11/22 , G06F11/26 , G06F17/50 , G01R31/317 , G11C29/00
摘要： A time-sliced hardware-based emulator including at least one of: programmable I/O assignment; programmable levels of DC voltage; programmable pull-up or pull-down resistors in the emulator on a pin-by pin basis; programmable forcing and/or disabling of value output from the emulator on each pin; programmable clocking; and programmable sample modes. An emulator is connected to a target system via a Pod System Interface (PSI), a specially designed cable, and a Pod User Interface (PUI). For data traveling from the emulator to the target system, each PSI receives up to 128 bits of data from the emulator. The cable, however, is only 32 bits wide. Therefore, the emulator multiplexes the data sent over the cable, sending eight interleaved groups of 32 bits to the PSI in accordance with a fast clock signal. Each PUI receives the groups of 32 bits from the PSI and sends them to the target system in accordance with control signals from the emulator. For data traveling from the target system to the emulator, each PUI receives up to 128 bits of data from the target system. Each PUI sends four groups of 32 bits in accordance with a fast clock signal. Each PSI receives the groups of 32 bits and holds them in an internal register, sending the received bits to the emulator under control of the emulator.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式