专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2016105746A1 SYSTEM AND METHOD FOR PEAK DYNAMIC POWER MANAGEMENT IN A PORTABLE COMPUTING DEVICE 审中-公开
标题翻译：用于便携式计算设备中的峰值动态电源管理的系统和方法
公开(公告)号：WO2016105746A1
公开(公告)日：2016-06-30
申请号：PCT/US2015/061927
申请日：2015-11-20
申请人： QUALCOMM INCORPORATED
发明人： PARK, Hee Jun , AGASHE, Parag Arun , TAMJIDI, Mohammad
IPC分类号： G06F1/32 , G06F1/16
CPC分类号： G06F1/324 , G06F1/1613 , G06F1/3203 , G06F1/3206 , G06F1/3212 , G06F1/3234 , G06F1/3243 , G06F1/3287 , G06F1/329 , G06F1/3296 , Y02D10/126 , Y02D10/152 , Y02D10/172 , Y02D10/174 , Y02D10/24
摘要： Various embodiments of methods and systems for dynamically adjusting a peak dynamic power threshold are disclosed. Advantageously, embodiments of the solution for peak dynamic power management optimize a peak dynamic power threshold based on estimations of real-time leakage current levels and/or actual power supply levels to a power domain of a system on a chip ("SoC"). In this way, embodiments of the solution ensure that a maximum amount of available power supply is allocated to dynamic power consumption for processing workloads at an optimum performance or quality of service ("QoS") level without risking that the total power consumption (leakage power consumption + dynamic power consumption) for the power domain exceeds the power supply capacity.
摘要翻译：公开了用于动态调整峰值动态功率阈值的方法和系统的各种实施例。有利地，用于峰值动态功率管理的解决方案的实施例基于对芯片上的系统（“SoC”）的功率域的实时泄漏电流水平和/或实际电源电平的估计来优化峰值动态功率阈值。以这种方式，解决方案的实施方案确保了以最佳性能或服务质量（“QoS”）级别为了处理工作负载而将最大量的可用电源分配给动态功耗，而不会造成总功耗（泄漏功率功率消耗+动态功耗）超过电源容量。

2. 发明公开

EP3234730A1 SYSTEM AND METHOD FOR PEAK DYNAMIC POWER MANAGEMENT IN A PORTABLE COMPUTING DEVICE 有权
标题翻译：用于便携式计算设备中的峰值动态功率管理的系统和方法
公开(公告)号：EP3234730A1
公开(公告)日：2017-10-25
申请号：EP15816924.3
申请日：2015-11-20
申请人： Qualcomm Incorporated
发明人： PARK, Hee Jun , AGASHE, Parag Arun , TAMJIDI, Mohammad
IPC分类号： G06F1/32 , G06F1/16
CPC分类号： G06F1/324 , G06F1/1613 , G06F1/3203 , G06F1/3206 , G06F1/3212 , G06F1/3234 , G06F1/3243 , G06F1/3287 , G06F1/329 , G06F1/3296 , Y02D10/126 , Y02D10/152 , Y02D10/172 , Y02D10/174 , Y02D10/24
摘要： Various embodiments of methods and systems for dynamically adjusting a peak dynamic power threshold are disclosed. Advantageously, embodiments of the solution for peak dynamic power management optimize a peak dynamic power threshold based on estimations of real-time leakage current levels and/or actual power supply levels to a power domain of a system on a chip (“SoC”). In this way, embodiments of the solution ensure that a maximum amount of available power supply is allocated to dynamic power consumption for processing workloads at an optimum performance or quality of service (“QoS”) level without risking that the total power consumption (leakage power consumption+dynamic power consumption) for the power domain exceeds the power supply capacity.
摘要翻译：公开了用于动态调整峰值动态功率阈值的方法和系统的各种实施例。有利地，用于峰值动态功率管理的解决方案的实施例基于对芯片上系统（“SoC”）的功率域的实时泄漏电流水平和/或实际电源水平的估计来优化峰值动态功率阈值。通过这种方式，该解决方案的实施例确保最大量的可用电力供应被分配给用于以最佳性能或服务质量（“QoS”）级别处理工作负载的动态功耗，而没有风险的总功耗（泄漏功率消耗+动态功耗）超过电源容量。

3. 发明公开

EP3213202A1 THERMAL MITIGATION OF MULTI-CORE PROCESSOR 有权
标题翻译：多核处理器的热减缓
公开(公告)号：EP3213202A1
公开(公告)日：2017-09-06
申请号：EP15787339.9
申请日：2015-10-05
申请人： Qualcomm Incorporated
发明人： MITTAL, Rajat , KRISHNAPPA, Madan , CHANDRA, Rajit , TAMJIDI, Mohammad
IPC分类号： G06F9/50 , G06F1/32
摘要： A method, an apparatus, and a computer program product are provided. The apparatus may be a UE. The UE has a processor including a plurality of cores. The plurality of cores includes a first core and remaining cores. The UE determines a temperature of the first core of the plurality of cores. The first core processes a load. The UE determines that the temperature of the first core is greater than a first threshold. The UE determines that the temperature of the first core is not greater than a second threshold. The second threshold is greater than the first threshold. The UE transfers at least a portion of the load of the first core to a second core of the remaining cores in response to determining that the temperature of the first core is greater than the first threshold.
摘要翻译：提供了用于管理多核处理器的热能的热控制器。内核包括处理负载和剩余内核的第一个内核。热控制器被配置为确定第一核的温度大于第一阈值，响应于确定第一核的温度大于第一阈值来确定剩余核的第二核的温度，并确定第二核心的温度是大于还是小于第二阈值。热控制器被配置为响应于确定第一芯的温度大于第一阈值并且基于第二芯的温度是否为第一芯的温度而将第一芯的负载的至少一部分传递到第二芯大于或小于第二阈值。

4. 发明授权

EP3213202B1 THERMAL MITIGATION OF MULTI-CORE PROCESSOR 有权
公开(公告)号：EP3213202B1
公开(公告)日：2020-07-22
申请号：EP15787339.9
申请日：2015-10-05
申请人： Qualcomm Incorporated
发明人： MITTAL, Rajat , KRISHNAPPA, Madan , CHANDRA, Rajit , TAMJIDI, Mohammad
IPC分类号： G06F9/50 , G06F1/3206 , G06F1/329 , G06F1/20 , G06F1/324 , G06F1/3287 , G06F1/3296

5. 发明申请

WO2018144126A1 CLOCK GLITCH PREVENTION FOR RETENTION OPERATIONAL MODE 审中-公开
公开(公告)号：WO2018144126A1
公开(公告)日：2018-08-09
申请号：PCT/US2017/064383
申请日：2017-12-03
申请人： QUALCOMM INCORPORATED
发明人： PANT, Harshat , VILANGUDIPITCHAI, Ramaprasath , NAIR, Srijith , TAMJIDI, Mohammad
IPC分类号： H03K5/13 , G06F1/10
摘要： An integrated circuit (IC) is disclosed with clock glitch prevention for a retention operational mode. In an example aspect, the IC includes a clock signal source that generates a source value for a clock signal, which is distributed by a clock tree along a downstream direction. The IC further includes a deviant clock signal generator, a clock signal controller, and a retention storage device. The deviant clock signal generator is disposed along the clock tree downstream from the clock signal source and generates a deviant value for the clock signal. The clock signal controller prevents downstream propagation of the deviant value of the clock signal responsive to a retention signal. The retention storage device is disposed downstream from the clock signal controller. The retention storage device processes data responsive to the clock signal and retains a data value during a power collapse event responsive to the retention signal.

6. 发明申请

WO2016138269A1 PROCESSOR POWER MANAGEMENT 审中-公开
标题翻译：处理器电源管理
公开(公告)号：WO2016138269A1
公开(公告)日：2016-09-01
申请号：PCT/US2016/019571
申请日：2016-02-25
申请人： QUALCOMM INCORPORATED
发明人： SUGUMAR, Suresh , GEMAR, Jeffrey , TAHA, Ali , DERBYSHIRE, Amy , XUE, Tao , TAMJIDI, Mohammad , MITTAL, Rajat
IPC分类号： G06F1/32
CPC分类号： G06F1/3296 , G06F1/3206 , G06F1/3243 , G06F1/3287 , Y02D10/152
摘要： An apparatus includes a first circuit and a second circuit sharing an instruction stream. A voltage controller circuit is configured to provide an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream. In another aspect, a method of operating a power management function is presented. The method includes providing an instruction stream for a first circuit and a second circuit and providing selectively an operation voltage and at least one low-power voltage to the second circuit independent of a supply voltage of the first circuit in response to a sequence of the instruction stream.
摘要翻译：一种装置包括第一电路和共享指令流的第二电路。电压控制器电路被配置为响应于指令流的序列，独立于第一电路的电源电压而向第二电路提供操作电压和至少一个低功率电压。另一方面，提出了一种操作电源管理功能的方法。该方法包括提供用于第一电路和第二电路的指令流，并响应于该指令的序列而独立于第一电路的电源电压而选择性地向第二电路提供操作电压和至少一个低功率电压流。

7. 发明申请

WO2016069209A1 THERMAL MITIGATION OF MULTI-CORE PROCESSOR 审中-公开
标题翻译：多核处理器的热减缓
公开(公告)号：WO2016069209A1
公开(公告)日：2016-05-06
申请号：PCT/US2015/054048
申请日：2015-10-05
申请人： QUALCOMM INCORPORATED
发明人： MITTAL, Rajat , KRISHNAPPA, Madan , CHANDRA, Rajit , TAMJIDI, Mohammad
IPC分类号： G06F9/50 , G06F1/32
CPC分类号： G06F1/324 , G06F1/206 , G06F1/3203 , G06F1/3206 , G06F1/3287 , G06F1/329 , G06F1/3296 , G06F9/4856 , G06F9/5088 , G06F9/5094 , Y02D10/126 , Y02D10/16 , Y02D10/171 , Y02D10/172 , Y02D10/22 , Y02D10/24 , Y02D10/32
摘要： A method, an apparatus, and a computer program product are provided. The apparatus may be a user equipment, called UE. The UE has a processor including a plurality of cores. The plurality of cores includes a first core and remaining cores. The UE determines a temperature of the first core of the plurality of cores. The first core processes a load. The UE determines that the temperature of the first core is greater than a first threshold. The UE determines that the temperature of the first core is not greater than a second threshold. The second threshold is greater than the first threshold. The UE transfers at least a portion of the load of the first core to a second core of the remaining cores in response to determining that the temperature of the first core is greater than the first threshold.
摘要翻译：提供了一种方法，装置和计算机程序产品。该装置可以是被称为UE的用户设备。 UE具有包括多个核的处理器。多个芯包括第一芯和剩余芯。 UE确定多个核心的第一核心的温度。第一个核心处理一个负载。 UE确定第一核心的温度大于第一阈值。 UE确定第一核心的温度不大于第二阈值。第二阈值大于第一阈值。响应于确定第一核心的温度大于第一阈值，UE将第一核心的至少一部分负载传输到剩余核心的第二核心。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式