会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • FAREWELL RESET AND RESTART METHOD FOR COEXISTENCE OF LEGACY AND NEXT GENERATION DEVICES OVER A SHARED MULTI-MODE BUS
    • FAREWELL复位和重新启动方法,用于共享和下一个生成设备在共享的多模式总线
    • WO2016145401A1
    • 2016-09-15
    • PCT/US2016/022175
    • 2016-03-11
    • QUALCOMM INCORPORATED
    • SENGOKU, Shoichiro
    • G06F13/42
    • H04L12/6418
    • A first set of devices is coupled to a first bus, a second bus, and configured to communicate over the first bus according to a first communication protocol. A second set of devices is also coupled to the first bus and configured to communicate over the first bus according to both the first communication protocol and a second communication protocol. In a first mode, the first set of devices and second set of devices may concurrently communicate over the first bus using the first communication protocol. In a second mode, the second set of devices communicate using the second communication protocol over the bus, and the first set of devices to stop operating on the first bus. An enable command is sent by at least one of the second set of devices over a second bus to cause the first set of devices to resume activity over the first bus.
    • 第一组设备耦合到第一总线,第二总线,并且被配置为根据第一通信协议通过第一总线进行通信。 第二组设备还耦合到第一总线并且被配置为根据第一通信协议和第二通信协议通过第一总线进行通信。 在第一模式中,第一组设备和第二组设备可以使用第一通信协议通过第一总线同时进行通信。 在第二模式中,第二组设备使用总线上的第二通信协议进行通信,并且第一组设备在第一总线上停止操作。 通过第二总线由第二组设备中的至少一个发送使能命令,以使得第一组设备在第一总线上恢复活动。
    • 5. 发明申请
    • IN-BAND INTERRUPT TIME STAMP
    • 内插中断时间戳
    • WO2016086031A1
    • 2016-06-02
    • PCT/US2015/062496
    • 2015-11-24
    • QUALCOMM INCORPORATED
    • SENGOKU, Shoichiro
    • G06F13/24
    • G06F13/24G06F1/14G06F13/3625G06F13/366G06F13/4004G06F13/4282
    • System, methods and apparatus are described that facilitate transmission of data, particularly between two devices within an electronic apparatus. A method performed by a slave device coupled to a serial bus includes detecting an event related to a function of the slave device, initiating a first counter in the slave device, asserting an in-band interrupt request by driving at least one signal on the serial bus, and transmitting content of the first counter to a bus master coupled to the serial bus during an interrupt handling procedure. The first counter may count cycles of a clock used by the slave device or occurrences of a signaling state or condition on the serial bus. The content of the first counter may be used to determine a time stamp for the event.
    • 描述了促进数据传输的系统,方法和装置,特别是在电子设备内的两个设备之间。 由耦合到串行总线的从设备执行的方法包括:检测与从设备的功能有关的事件,启动从设备中的第一计数器,通过在串行总线上驱动至少一个信号来断言带内中断请求 总线,并且在中断处理过程期间将第一计数器的内容发送到耦合到串行总线的总线主机。 第一个计数器可以计数从设备使用的时钟的周期或串行总线上的信令状态或状态的发生。 第一计数器的内容可以用于确定事件的时间戳。
    • 6. 发明申请
    • INCREASING THROUGHPUT ON MULTI-WIRE AND MULTI-LANE INTERFACES
    • 在多线和多线接口上增加通路
    • WO2015120149A1
    • 2015-08-13
    • PCT/US2015/014622
    • 2015-02-05
    • QUALCOMM INCORPORATED
    • SENGOKU, Shoichiro
    • G06F13/42
    • G06F13/4068G06F1/08G06F13/4278
    • Systems, methods and apparatus extract data and clocks from a multi-wire bus that includes a first lane operated in accordance with a camera control interface (CCIe) mode of operation or a first lane operated in accordance with an N! mode of operation. Timing information derived from a sequence of symbols received from the first lane may be used to deserialize data received on a second lane of the multi-wire bus or decode a sequence of symbols received on the second lane. The symbols in a pair of consecutive symbols transmitted on the first lane cause different signaling states. Data on the second lane may be deserialized using on the receive clock derived from the timing information. In a CCIe lane, the final symbol of the sequence of symbols may be suppressed or a setup condition curtailed when the final symbol produces a signaling state equivalent to the setup condition.
    • 系统,方法和装置从多线总线提取数据和时钟,该多线总线包括根据照相机控制接口(CCIe)操作模式操作的第一通道,或者根据N& 操作模式。 从从第一通道接收的符号序列导出的定时信息可用于对在多线总线的第二通道上接收的数据进行反序列化或解码在第二通道上接收的符号序列。 在第一通道上发送的一对连续符号中的符号导致不同的信令状态。 可以使用从定时信息导出的接收时钟对第二通道上的数据进行反序列化。 在CCIe通道中,当最终符号产生与设置条件等效的信令状态时,符号序列的最终符号可被抑制或设置条件被限制。
    • 7. 发明申请
    • CAMERA CONTROL INTERFACE EXTENSION WITH IN-BAND INTERRUPT
    • 相机控制界面延伸带内插中断
    • WO2015108885A1
    • 2015-07-23
    • PCT/US2015/011256
    • 2015-01-13
    • QUALCOMM INCORPORATED
    • SENGOKU, Shoichiro
    • G06F13/42G06F13/24
    • G06F13/24G06F13/4068G06F13/4221G06F13/4295
    • Master and slave devices may be coupled to a control data bus. A method includes controlling data transmissions over a bus from a master device, where data bits are transcoded into symbols for transmission across two lines of the bus and a clock signal is embedded within symbol transitions of the data transmissions, and providing an interrupt period, during which one or more slave devices coupled to the bus can assert an interrupt request on a first line of the bus, within part of a heartbeat transmission by the master device over the first line and a second line of the bus. The interrupt request may be an indicator that the asserting slave device wishes to request some action by the master device.
    • 主设备和从设备可以耦合到控制数据总线。 一种方法包括控制来自主设备的总线上的数据传输,其中数据位被转码为用于在总线的两条线路上传输的符号,并且时钟信号嵌入在数据传输的符号转换内,并在提供中断周期期间提供中断周期 耦合到总线的一个或多个从设备可以在由主设备通过第一线路和总线的第二线路进行的心跳传输的部分内部中断在总线的第一行上的中断请求。 中断请求可以是断言从设备希望请求主设备的一些动作的指示符。
    • 8. 发明申请
    • METHOD TO ENHANCE MIPI D-PHY LINK RATE WITH MINIMAL PHY CHANGES AND NO PROTOCOL CHANGES
    • 提高MIPI D-PHY链路速率的方法,具有最小的PHY更改和无协议更改
    • WO2015050736A1
    • 2015-04-09
    • PCT/US2014/056838
    • 2014-09-22
    • QUALCOMM INCORPORATED
    • SENGOKU, Shoichiro
    • H04L25/14H04L7/033
    • H04L7/0087H04L7/0008H04L7/0276H04L7/033H04L7/04H04L25/14
    • System, methods and apparatus are described that facilitate transmission of data, particularly between two devices within an electronic apparatus. A first transition may be detected in a signal carried on a data lane of a data communications link or carried on a timing lane of the data communications link and an edge may be generated on a receiver clock signal based on the first transition. Data may be captured from the data lane using the receiver clock signal. The timing lane may carry a clock signal, a strobe signal or another signal providing timing information. The strobe signal may transition between signaling states when no state transition occurs on any of a plurality of data lanes at a boundary between consecutive data periods.
    • 描述了促进数据传输的系统,方法和装置,特别是在电子设备内的两个设备之间。 可以在数据通信链路的数据通道上承载的信号中或在数据通信链路的定时通道上承载的信号中检测到第一转换,并且可以基于第一转换在接收器时钟信号上产生边沿。 可以使用接收机时钟信号从数据通道捕获数据。 定时通道可以携带时钟信号,选通信号或提供定时信息的另一个信号。 当在连续数据周期之间的边界处的多个数据通道中的任一个上没有发生状态转换时,选通信号可能在信令状态之间转变。