专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2018057262A1 CLOCK SYNCHRONIZATION 审中-公开
标题翻译：时钟同步
公开(公告)号：WO2018057262A1
公开(公告)日：2018-03-29
申请号：PCT/US2017/049595
申请日：2017-08-31
申请人： QUALCOMM INCORPORATED
发明人： BLACK, Justin , WANG, Cheng-Han , YANG, Jeongsik
IPC分类号： H03L7/14 , H04W52/02
摘要： An apparatus and a method are disclosed for synchronizing clock signals distributed within a wireless device. In some embodiments, a local oscillator (LO) clock signal is buffered and distributed to two or more transceivers within the wireless device. Each transceiver may include a configurable clock divider to divide the distributed LO clock signal and generate an output clock signal. A phase detector compares output clock signals from each of the configurable clock dividers and generates an output signal in accordance with a determined phase difference. The phase detector output signal may cause at least one of the configurable clock dividers to modify its respective output clock signal, and thereby synchronize output clock signals between different configurable clock dividers. In some embodiments, a clock signal from a configurable clock divider may be modified (shifted) by approximately 90 or 180 degrees.
摘要翻译：公开了一种用于同步分布在无线设备内的时钟信号的装置和方法。在一些实施例中，本地振荡器（LO）时钟信号被缓冲并分配给无线设备内的两个或更多个收发机。每个收发器可以包括可配置的时钟分频器以分配分布式LO时钟信号并生成输出时钟信号。相位检测器比较来自每个可配置时钟分频器的输出时钟信号，并根据确定的相位差生成输出信号。相位检测器输出信号可以使可配置时钟分频器中的至少一个修改其相应的输出时钟信号，从而使不同的可配置时钟分频器之间的输出时钟信号同步。在一些实施例中，来自可配置时钟分频器的时钟信号可被修改（移位）大约90或180度。

2. 发明公开

EP3198362A1 ALGORITHM ENGINE FOR ULTRA LOW-POWER PROCESSING OF SENSOR DATA 审中-公开
标题翻译：用于超低功耗处理传感器数据的算法引擎
公开(公告)号：EP3198362A1
公开(公告)日：2017-08-02
申请号：EP15778101.4
申请日：2015-09-18
申请人： QUALCOMM Incorporated
发明人： BLACK, Justin , KULKARNI, Rashmi , SHEYNBLAT, Leonid
IPC分类号： G06F1/32
CPC分类号： G06F1/3243 , G01D9/005 , G06F1/3293 , Y02D10/122 , Y02D50/20
摘要： Disclosed is a method and apparatus for power-efficiently processing sensor data. In one embodiment, the operations implemented include: configuring a sensor fusion engine and a peripheral controller with a general purpose processor; placing the general purpose processor into a low-power sleep mode; reading data from a sensor and storing the data into a companion memory with the peripheral controller; processing the data in the companion memory with the sensor fusion engine; and awaking the general purpose processor from the low-power sleep mode.
摘要翻译：公开了用于高效处理传感器数据的方法和装置。在一个实施例中，所实施的操作包括：用通用处理器配置传感器融合引擎和外围控制器; 将通用处理器置于低功耗睡眠模式; 从传感器读取数据并将数据与外围控制器一起存储到伴随存储器中; 用传感器融合引擎处理伴随存储器中的数据; 并唤醒通用处理器从低功耗睡眠模式。

3. 发明公开

EP3516773A1 CLOCK SYNCHRONIZATION 有权
公开(公告)号：EP3516773A1
公开(公告)日：2019-07-31
申请号：EP17772144.6
申请日：2017-08-31
申请人： QUALCOMM Incorporated
发明人： BLACK, Justin , WANG, Cheng-Han , YANG, Jeongsik
IPC分类号： H03L7/14 , H04W52/02
摘要： An apparatus and a method are disclosed for synchronizing clock signals distributed within a wireless device. In some embodiments, a local oscillator (LO) clock signal is buffered and distributed to two or more transceivers within the wireless device. Each transceiver may include a configurable clock divider to divide the distributed LO clock signal and generate an output clock signal. A phase detector compares output clock signals from each of the configurable clock dividers and generates an output signal in accordance with a determined phase difference. The phase detector output signal may cause at least one of the configurable clock dividers to modify its respective output clock signal, and thereby synchronize output clock signals between different configurable clock dividers. In some embodiments, a clock signal from a configurable clock divider may be modified (shifted) by approximately 90 or 180 degrees.

4. 发明公开

EP3069206A1 SYSTEM AND METHODS OF REDUCING ENERGY CONSUMPTION BY SYNCHRONIZING SENSORS 审中-公开
标题翻译：系统VERFAHREN ZUR REDUZIERUNG EINES ENERGIEVERBRAUCHS DURCH SYNCHRONIZATION VON SENSOREN
公开(公告)号：EP3069206A1
公开(公告)日：2016-09-21
申请号：EP14805714.4
申请日：2014-11-04
申请人： Qualcomm Incorporated
发明人： PITIGOI-ARON, Radu , SHEYNBLAT, Leonid , PUIG, Carlos Manuel , BLACK, Justin , KULKARNI, Rashmi
IPC分类号： G06F1/12 , G06F1/32
CPC分类号： G06F1/12 , G01D21/00 , G06F1/14 , G06F1/329 , Y02D10/24
摘要： Aspects of the invention are related to a method for synchronizing a first sensor clock of a first sensor. The exemplary method comprises: correcting the first sensor clock for a first time, transferring data from the first sensor, and correcting the first sensor clock for a second time, wherein a time interval between two corrections of the first sensor clock is selected such that the first sensor clock is sufficiently aligned with a processor clock of a processor over the time interval.
摘要翻译：本发明的方面涉及一种用于同步第一传感器的第一传感器时钟的方法。示例性方法包括：第一次校正第一传感器时钟，从第一传感器传送数据，并第二次校正第一传感器时钟，其中选择第一传感器时钟的两次校正之间的时间间隔，使得第一传感器时钟在时间间隔内与处理器的处理器时钟充分对齐。

5. 发明申请

WO2017070588A1 APPARATUS AND METHODS FOR SYNCHRONIZING A CONTROLLER AND SENSORS 审中-公开
标题翻译：用于同步控制器和传感器的设备和方法
公开(公告)号：WO2017070588A1
公开(公告)日：2017-04-27
申请号：PCT/US2016/058284
申请日：2016-10-21
申请人： QUALCOMM INCORPORATED
发明人： PITIGOI-ARON, Radu , SHEYNBLAT, Leonid , PUIG, Carlos , BLACK, Justin , KULKARNI, Rashmi
IPC分类号： H04J3/06 , H04Q9/04 , G06F13/38 , G06F1/12
CPC分类号： H04J3/0685 , G06F13/38 , H04Q9/04 , H04Q2209/30 , H04Q2209/845
摘要： Disclosed are methods and apparatus for transmitting sensor timing correction messages with a host controller. The methods and apparatus determine synchronization messages that are transmitted to a sensor coupled with the host controller via an interface, where the messages indicate a beginning of a synchronization period for synchronizing timing of the host controller and the sensor. Additionally, a delay time message is determined that indicates a time delay between the beginning of the synchronization period and an actual transmission time of the synchronization message. The synchronization message is transmitted with the delay time message in an information message to the sensor, where information message is configured to allow the sensor to correct timing of a sensor timer by accounting for the delay time.
摘要翻译：公开了用于用主机控制器发送传感器定时校正消息的方法和设备。该方法和装置确定传送给与主控制器通过接口耦合的传感器的同步消息，其中消息指示用于同步主控制器和传感器的定时的同步周期的开始。另外，确定延迟时间消息，该延迟时间消息指示同步周期的开始与同步消息的实际传输时间之间的时间延迟。同步消息与延迟时间消息一起在信息消息中传送到传感器，其中信息消息被配置为允许传感器通过考虑延迟时间来校正传感器定时器的定时。

6. 发明授权

EP3516773B1 CLOCK SYNCHRONIZATION 有权
公开(公告)号：EP3516773B1
公开(公告)日：2020-03-25
申请号：EP17772144.6
申请日：2017-08-31
申请人： QUALCOMM Incorporated
发明人： BLACK, Justin , WANG, Cheng-Han , YANG, Jeongsik
IPC分类号： H03L7/14 , H04W52/02

7. 发明公开

EP3213474A1 SIMULTANEOUS EDGE TOGGLING IMMUNITY CIRCUIT FOR MULTI-MODE BUS 审中-公开
标题翻译：用于多模总线的同步切换抗扰性电路
公开(公告)号：EP3213474A1
公开(公告)日：2017-09-06
申请号：EP15794418.2
申请日：2015-10-29
申请人： QUALCOMM INCORPORATED
发明人： PITIGOI-ARON, Radu , BLACK, Justin
IPC分类号： H04L25/49 , G06F13/42
CPC分类号： G06F13/4291 , G06F13/364 , G06F13/4282 , H04L25/4923
摘要： A device is provided comprising a shared bus including a first and a second line, a first subset of devices and a second subset of devices coupled to the shared bus. The first subset of devices may be configured to operate according to a first protocol mode. The second subset of devices may be configured to operate according to a second protocol mode, wherein the second protocol mode is distinct from the first protocol mode. A first device within the first subset of devices may include a receiver circuit adapted to adjust a signal transition occurring on the first line while the second line is in a first logical state so that the signal transition instead occurs when the second line is in a second logical state. The signal transition is adjusted only if it occurs within a threshold amount of time from a second transition on the second line.
摘要翻译：提供包括共享总线的设备，所述共享总线包括第一和第二线路，第一设备子集以及耦合到所述共享总线的第二设备子集。第一设备子集可以被配置为根据第一协议模式进行操作。第二设备子集可以被配置为根据第二协议模式进行操作，其中第二协议模式不同于第一协议模式。第一设备子集内的第一设备可以包括接收器电路，该接收器电路适于在第二线路处于第一逻辑状态时调整在第一线路上发生的信号转变，使得当第二线路处于第二状态逻辑状态。仅当信号转变发生在从第二条线上的第二转变开始的阈值时间量内时才调整信号转变。

8. 发明公开

EP3365994A1 APPARATUS AND METHODS FOR SYNCHRONIZING A CONTROLLER AND SENSORS 审中-公开
公开(公告)号：EP3365994A1
公开(公告)日：2018-08-29
申请号：EP16788923.7
申请日：2016-10-21
申请人： QUALCOMM Incorporated
发明人： PITIGOI-ARON, Radu , SHEYNBLAT, Leonid , PUIG, Carlos , BLACK, Justin , KULKARNI, Rashmi
IPC分类号： H04J3/06 , H04Q9/04 , G06F13/38 , G06F1/12
CPC分类号： H04J3/0685 , G06F13/38 , H04Q9/04 , H04Q2209/30 , H04Q2209/845
摘要： Disclosed are methods and apparatus for transmitting sensor timing correction messages with a host controller. The methods and apparatus determine synchronization messages that are transmitted to a sensor coupled with the host controller via an interface, where the messages indicate a beginning of a synchronization period for synchronizing timing of the host controller and the sensor. Additionally, a delay time message is determined that indicates a time delay between the beginning of the synchronization period and an actual transmission time of the synchronization message. The synchronization message is transmitted with the delay time message in an information message to the sensor, where information message is configured to allow the sensor to correct timing of a sensor timer by accounting for the delay time.

9. 发明公开

EP3365746A2 APPARATUS AND METHODS FOR SYNCHRONIZING A CONTROLLER AND SENSORS 审中-公开
公开(公告)号：EP3365746A2
公开(公告)日：2018-08-29
申请号：EP16790505.8
申请日：2016-10-21
申请人： QUALCOMM Incorporated
发明人： PITIGOI-ARON, Radu , SHEYNBLAT, Leonid , PUIG, Carlos , BLACK, Justin , KULKARNI, Rashmi
IPC分类号： G06F1/12 , H04J3/06 , H04Q9/00
CPC分类号： H04J3/0685 , G06F1/12 , G08C2201/20 , H04Q9/00
摘要： Disclosed are methods and apparatus for synchronizing a controller and sensors in a system. A timestamp is provided in a host controller of an interface event on an interface coupled with host controller through detecting a message from a sensor on the interface that identifies the issuance of the interface event caused by the sensor at a first time. In response, the controller issues first and second events on the interface at respective second and third times, while concurrently counting cycles of a clock in the controller after each issuance. The controller also receives a first and second sensor counts representing the internal sensor clock times noted for the first and second events. The controller may then accurately calculate the timestamp of the interface event corresponding to the first time based on both internal controller counts and the sensor counts without needing a timestamp from the sensor directly.

10. 发明申请

WO2017070593A2 APPARATUS AND METHODS FOR SYNCHRONIZING A CONTROLLER AND SENSORS 审中-公开
标题翻译：用于同步控制器和传感器的设备和方法
公开(公告)号：WO2017070593A2
公开(公告)日：2017-04-27
申请号：PCT/US2016/058289
申请日：2016-10-21
申请人： QUALCOMM INCORPORATED
发明人： PITIGOI-ARON, Radu , SHEYNBLAT, Leonid , PUIG, Carlos , BLACK, Justin , KULKARNI, Rashmi
IPC分类号： G06F1/12
CPC分类号： H04J3/0685 , G06F1/12 , G08C2201/20 , H04Q9/00
摘要： Disclosed are methods and apparatus for synchronizing a controller and sensors in a system. A timestamp is provided in a host controller of an interface event on an interface coupled with host controller through detecting a message from a sensor on the interface that identifies the issuance of the interface event caused by the sensor at a first time. In response, the controller issues first and second events on the interface at respective second and third times, while concurrently counting cycles of a clock in the controller after each issuance. The controller also receives a first and second sensor counts representing the internal sensor clock times noted for the first and second events. The controller may then accurately calculate the timestamp of the interface event corresponding to the first time based on both internal controller counts and the sensor counts without needing a timestamp from the sensor directly.
摘要翻译：公开了用于同步系统中的控制器和传感器的方法和设备。在与主控制器耦合的接口上的接口事件的主控制器中通过检测来自接口上的传感器的消息来提供时间戳，所述消息识别第一时间由传感器引起的接口事件的发布。作为响应，控制器分别在第二次和第三次在接口上发布第一和第二事件，同时在每次发布之后对控制器中的时钟周期进行计数。该控制器还接收第一和第二传感器计数，该第一和第二传感器计数表示针对第一和第二事件记录的内部传感器时钟时间。然后，控制器可以基于内部控制器计数和传感器计数精确地计算与第一次对应的接口事件的时间戳，而不需要直接来自传感器的时间戳。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式