会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Chip Substrate Having a Lens Insert
    • 具有镜片插入物的芯片基板
    • US20150138656A1
    • 2015-05-21
    • US14546201
    • 2014-11-18
    • Point Engineering Co., Ltd.
    • Bum Mo AhnKi Myung NamYoung Chul Jun
    • H05K1/02G02B7/02
    • H05K1/0274G02B7/02H05K2201/10106H05K2201/10121
    • A chip substrate includes: a conductive layer being stacked in one direction and constituting a chip substrate; an insulator being alternately stacked with the conductive layer and electrically separating the conductive layer; and a lens insert having: a depression reaching down to a predetermined depth from a specified area of an upper surface of the chip substrate overlapping with the insulator; and a predetermined number of sides on the upper surface wherein arcs are formed at regions where the sides are met with each other. Since the space for inserting a lens can be formed to have a shape comprising straight lines, and a lens to be inserted can also be manufactured in a shape comprising straight lines, therefore the manufacturing process for a lens to be inserted into the chip substrate can be further simplified.
    • 芯片基板包括:导电层沿一个方向堆叠并构成芯片基板; 绝缘体与所述导电层交替堆叠并电分离所述导电层; 以及透镜插入件,其具有:从与所述绝缘体重叠的所述芯片基板的上表面的规定区域到达预定深度的凹陷; 并且在上表面上具有预定数量的边,其中在相互满足边的区域处形成弧。 由于用于插入透镜的空间可以形成为具有包括直线的形状,并且也可以制造具有直线的形状的待插入的透镜,因此用于插入到芯片基板的透镜的制造工艺可以 进一步简化。
    • 3. 发明申请
    • Optical Device Array Substrate Having a Heat Dissipating Structure Integrated with a Substrate, and Method for Manufacturing Same
    • 具有与基板一体化的散热结构的光学器件阵列基板及其制造方法相同
    • US20140225135A1
    • 2014-08-14
    • US14343674
    • 2012-07-26
    • Point Engineering Co., LTD
    • Bum Mo AhnKi Myung NamYoung Chul Jun
    • H01L33/64
    • H01L33/648H01L23/3677H01L23/4006H01L23/4093H01L33/642H01L2224/73265H01L2933/0075
    • The present invention relates to an optical device array substrate having a built-in heat dissipating structure, and to a method for manufacturing same, wherein the optical device array substrate itself is used as a heat sink and a coupling hole is formed at the bottom of the substrate to have a heat dissipating rod coupled thereto. The optical device array substrate having a built-in heat dissipating structure of the present invention consists essentially of: an optical device array substrate having a plurality of optical devices arranged on the top surface thereof and a plurality of coupling holes formed in the bottom surface thereof; and rod-shaped heat dissipating rods that have coupling projections formed on upper ends thereof, and are coupled to each of the coupling holes. In the above-described structure, the coupling holes are threaded, and the coupling projections are also threaded so as to be screw-coupled to the coupling holes. The coupling holes are formed having a downwardly narrowing taper, and the coupling projections are formed having a downwardly narrowing taper so as to be precisely coupled with the coupling holes even when in a contracted state under sub-freezing temperatures. The surfaces of the heat dissipating rods are characterized in that insulation coating layers are formed thereon and not on the coupling projections. A portion of the insulation coating layers on some of the heat dissipating rods may be removed to function as electrodes.
    • 本发明涉及具有内置散热结构的光学元件阵列基板及其制造方法,其中光学元件阵列基板本身用作散热器,并且在底部形成有耦合孔 所述基板具有耦合到其上的散热杆。 具有本发明的内置散热结构的光学元件阵列基板主要由以下部分组成:具有设置在其顶面上的多个光学元件的光学元件阵列基板和形成在其底面的多个连接孔 ; 杆状散热杆,其上部形成有联接突起,并且联接到每个连接孔。 在上述结构中,联接孔是螺纹连接的,并且联接突起也是螺纹连接的,以便联接到联接孔。 联接孔形成为具有向下变窄的锥形,并且联接突起形成为具有向下变窄的锥形,以便即使在亚冷冻温度下处于收缩状态下也能与联接孔精确耦合。 散热棒的表面的特征在于其上形成有绝缘涂层,而不在耦合突起上。 一些散热棒上的绝缘涂层的一部分可以被去除以用作电极。
    • 7. 发明授权
    • Chip substrate having a lens insert
    • 具有透镜插入件的芯片基板
    • US09374890B2
    • 2016-06-21
    • US14546201
    • 2014-11-18
    • Point Engineering Co., Ltd.
    • Bum Mo AhnKi Myung NamYoung Chul Jun
    • G02B7/02G02B3/00H05K1/02
    • H05K1/0274G02B7/02H05K2201/10106H05K2201/10121
    • A chip substrate includes: a conductive layer being stacked in one direction and constituting a chip substrate; an insulator being alternately stacked with the conductive layer and electrically separating the conductive layer; and a lens insert having: a depression reaching down to a predetermined depth from a specified area of an upper surface of the chip substrate overlapping with the insulator; and a predetermined number of sides on the upper surface wherein arcs are formed at regions where the sides are met with each other. Since the space for inserting a lens can be formed to have a shape comprising straight lines, and a lens to be inserted can also be manufactured in a shape comprising straight lines, therefore the manufacturing process for a lens to be inserted into the chip substrate can be further simplified.
    • 芯片基板包括:导电层沿一个方向堆叠并构成芯片基板; 绝缘体与所述导电层交替堆叠并电分离所述导电层; 以及透镜插入件,其具有:从与所述绝缘体重叠的所述芯片基板的上表面的规定区域到达预定深度的凹陷; 并且在上表面上具有预定数量的边,其中在相互满足边的区域处形成弧。 由于用于插入透镜的空间可以形成为具有包括直线的形状,并且也可以制造具有直线的形状的待插入的透镜,因此用于插入到芯片基板的透镜的制造工艺可以 进一步简化。
    • 8. 发明申请
    • ARRAY SUBSTRATE FOR MOUNTING CHIP AND METHOD FOR MANUFACTURING THE SAME
    • 用于安装芯片的阵列基板及其制造方法
    • US20150115310A1
    • 2015-04-30
    • US14525478
    • 2014-10-28
    • Point Engineering Co., Ltd.
    • Ki Myung NamSeung Ho ParkYoung Chul Jun
    • H01L33/48
    • H01L33/486H01L24/97H01L2224/48091H01L2924/12041H01L2933/0033H01L2924/00014H01L2924/00
    • Provided is an array substrate for mounting a chip. The array substrate includes a plurality of conductive layers unidirectionally stacked with respect to an original chip substrate; a plurality of insulating layers alternately stacked with the plurality of conductive layers, and electrically separate the plurality of conductive layers; and a cavity having a groove of a predetermined depth with respect to a region including the plurality of insulating layers in an upper surface of the original chip substrate. Accordingly, since the optical device array of a single structure is used as a line source of light, an emission angle emitted from the optical device is great, it is not necessary to form an interval for supplying an amount of light, and a display device can be simply constructed. Further, since it is not necessary to perform soldering a plurality of LED packages on a printed circuit board, a thickness of a back light unit can be reduced.
    • 提供了一种用于安装芯片的阵列基板。 阵列基板包括相对于原始芯片基板单向堆叠的多个导电层; 多个绝缘层,与所述多个导电层交替堆叠,并且电分离所述多个导电层; 以及具有相对于在原始芯片衬底的上表面中包括多个绝缘层的区域具有预定深度的凹槽的空腔。 因此,由于将单一结构的光学元件阵列用作线光源,所以从光学器件发射的发射角大,不需要形成用于提供光量的间隔,并且显示装置 可以简单地构建。 此外,由于不需要在印刷电路板上进行多个LED封装的焊接,所以可以减小背光单元的厚度。