会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • BiFET voltage controlled oscillator
    • BiFET压控振荡器
    • US06747523B1
    • 2004-06-08
    • US10324341
    • 2002-12-19
    • Pingxi MaMarco Racanelli
    • Pingxi MaMarco Racanelli
    • H03B512
    • H03B5/1231H03B5/1215H03B5/1243H03B2200/0038
    • According to one exemplary embodiment, a VCO core circuit is connected across a first node and a second node. The anode of a first varactor is connected to the first node while the anode of a second varactor is connected to the second node, and the cathode of the first varactor is tied to the cathode of the second varactor. A tuning voltage is also connected to the cathode of the first varactor and the cathode of the second varactor. The inductor is connected across the first node and the second node. A first and second bipolar transistors are configured as a differential pair. A first and second FETs are configured in a common-gate configuration. The drain of the first FET comprises a first output of the BiFET VCO circuit, while the drain of the second FET comprises a second output of the BiFET VCO circuit.
    • 根据一个示例性实施例,VCO核心电路跨越第一节点和第二节点连接。 第一变容二极管的阳极连接到第一节点,而第二变容二极管的阳极连接到第二节点,并且第一变容二极管的阴极连接到第二变容二极管的阴极。 调谐电压也连接到第一变容二极管的阴极和第二变容二极管的阴极。 电感器连接在第一节点和第二节点之间。 第一和第二双极晶体管被配置为差分对。 第一和第二FET被配置成共栅配置。 第一FET的漏极包括BiFET VCO电路的第一输出,而第二FET的漏极包括BiFET VCO电路的第二输出。
    • 2. 发明授权
    • High performance BiFET low noise amplifier
    • 高性能BiFET低噪声放大器
    • US06744322B1
    • 2004-06-01
    • US10057098
    • 2002-01-23
    • Pingxi MaMarco Racanelli
    • Pingxi MaMarco Racanelli
    • H03F316
    • H03F1/22H03F3/189H03F2200/294H03F2200/372
    • According to one exemplary embodiment, a circuit comprises a bipolar transistor having a base, an emitter, and a collector. For example, the bipolar transistor can be an NPN SiGe HBT. The base of the bipolar transistor is an input of the circuit. The emitter of the bipolar transistor is coupled to a first reference voltage. According to this exemplary embodiment, the circuit further comprises a field effect transistor having a gate, a source, and a drain. For example, the field effect transistor may be an NFET. The collector of the bipolar transistor is coupled to the source of the field effect transistor. The gate of the field effect transistor is coupled to a bias voltage. The drain of the field effect transistor is coupled to a second reference voltage. The drain of the field effect transistor is an output of the circuit.
    • 根据一个示例性实施例,电路包括具有基极,发射极和集电极的双极晶体管。 例如,双极晶体管可以是NPN SiGe HBT。 双极晶体管的基极是电路的输入。 双极晶体管的发射极耦合到第一参考电压。 根据该示例性实施例,电路还包括具有栅极,源极和漏极的场效应晶体管。 例如,场效应晶体管可以是NFET。 双极晶体管的集电极耦合到场效应晶体管的源极。 场效应晶体管的栅极耦合到偏置电压。 场效应晶体管的漏极耦合到第二参考电压。 场效应晶体管的漏极是电路的输出。