专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06718379B1 System and method for network management of local area networks having non-blocking network switches configured for switching data packets between subnetworks based on management policies 有权
标题翻译：具有非阻塞网络交换机的局域网的网络管理系统和方法，用于基于管理策略在子网间切换数据包
公开(公告)号：US06718379B1
公开(公告)日：2004-04-06
申请号：US09590685
申请日：2000-06-09
申请人： Gopal S. Krishna , Peter Ka-Fai Chow , Somnath Viswanath , Shr-Jie Tzeng , Mrudula Kanuri
发明人： Gopal S. Krishna , Peter Ka-Fai Chow , Somnath Viswanath , Shr-Jie Tzeng , Mrudula Kanuri
IPC分类号： G06F15173
CPC分类号： H04L41/5022 , H04L49/351 , H04L63/102 , H04L63/12
摘要： A centralized policy server sends policy messages, that describe network management policy, to network switches. Each policy message includes a packet attribute that enables a network switch to uniquely identify a received data packet, and either a priority level or network switch action that describes the switching operation to be performed by the network switch. The network switches are configured for implementing the network management policy by storing switching actions for prescribed data packets, and templates that specify frame data parameters for identifying the prescribed data packets. Each network switch, configured for performing layer 2 and layer 3 switching in an Ethernet (IEEE 802.3) network without blocking of incoming data packets, includes in each network switch port a packet classifier module configured for classifying a received data packet based on a template generated based on the policy messages. In particular, the network switch stores a plurality of user-programmable templates, each configured for identifying a corresponding class of data packet.
摘要翻译：集中式策略服务器向网络交换机发送描述网络管理策略的策略消息。每个策略消息包括允许网络交换机唯一地标识接收到的数据分组的分组属性，以及描述要由网络交换机执行的切换操作的优先级或网络交换机动作。网络交换机被配置为通过存储规定数据分组的切换动作来实现网络管理策略，以及指定用于识别规定数据分组的帧数据参数的模板。每个网络交换机被配置为在以太网（IEEE 802.3）网络中执行层2和层3交换而不阻塞传入数据分组，在每个网络交换机端口中包括分组分类器模块，其被配置用于基于生成的模板对接收到的数据分组进行分类根据政策信息。特别地，网络交换机存储多个用户可编程模板，每个模板被配置用于识别相应类别的数据分组。

2. 发明授权

US06128310A Multiport data network switch having a random number generator shared by multiple media access controllers 失效
标题翻译：具有由多个媒体接入控制器共享的随机数发生器的多端口数据网络交换机
公开(公告)号：US06128310A
公开(公告)日：2000-10-03
申请号：US993780
申请日：1997-12-18
申请人： Peter Ka-Fai Chow , Somnath Viswanath
发明人： Peter Ka-Fai Chow , Somnath Viswanath
IPC分类号： H04L13/08 , G06F11/26 , G06F12/00 , G06F13/00 , G06F13/10 , G06F13/16 , G06F13/24 , G06F15/00 , G06F15/16 , G08B5/00 , G11C11/412 , H04B7/14 , H04J3/02 , H04J3/12 , H04J3/22 , H04J3/24 , H04L12/18 , H04L12/24 , H04L12/28 , H04L12/413 , H04L12/44 , H04L12/46 , H04L12/50 , H04L12/54 , H04L12/66 , H04L12/861 , H04L12/863 , H04L12/879 , H04L12/931 , H04L12/933 , H04L12/935 , H04L12/937 , H04L12/939 , H04L12/947 , H04Q3/545 , H04Q11/00
CPC分类号： H04L49/3009 , G06F13/1605 , G06F13/24 , G11C11/412 , H04L12/4641 , H04L12/5693 , H04L41/0213 , H04L47/6225 , H04L49/103 , H04L49/201 , H04L49/25 , H04L49/255 , H04L49/30 , H04L49/3027 , H04L49/351 , H04L49/354 , H04L49/50 , H04L49/552 , H04L49/555 , H04L49/90 , H04L49/901 , H04L49/9047 , H04L49/9063 , H04L49/9073 , H04L49/9078 , H04L49/9084 , H04Q3/54591 , H04L12/1863 , H04L12/4645 , H04L12/467 , H04L49/3054 , H04L49/40 , H04Q2213/1316 , H04Q2213/13162
摘要： A multiport data network switch with each port associated with a media access controller (MAC) that is allocated a time slot in a repetitive sequence of clock cycles. A random number generator is coupled in common to each MAC to output a random number signal thereto. In response to a collision indicating signal, received at a port during a data transmission, the MAC outputs a retransmission retry signal in accordance with the random number signal that represents a number of delay cycles in which said transmission is delayed. The random number signal generator outputs an increasing multibit signal that is periodically reset. The MAC associated with each port is coupled in common to the shared random number signal generator and gains access thereto at a different respective time slot.
摘要翻译：多端口数据网络交换机，每个端口与媒体接入控制器（MAC）相关联，媒体接入控制器（MAC）以时钟周期的重复序列分配时隙。随机数发生器共同耦合到每个MAC以向其输出随机数信号。响应于在数据传输期间在端口接收到的冲突指示信号，MAC根据表示所述传输被延迟的延迟周期数的随机数信号输出重传重试信号。随机数信号发生器输出周期性复位的增加的多位信号。与每个端口相关联的MAC被共同耦合到共享随机数信号发生器，并在不同的相应时隙获得对其的访问。

3. 发明授权

US07502366B1 Arrangement in a network switch for prioritizing data frames based on user-defined frame attributes 有权
标题翻译：网络交换机中的布置，用于基于用户定义的帧属性对数据帧进行优先级排序
公开(公告)号：US07502366B1
公开(公告)日：2009-03-10
申请号：US09576021
申请日：2000-05-23
申请人： Bahadir Erimli , Gopal S. Krishna , Chandan Egbert , Peter Ka-Fai Chow , Mrudula Kanuri , Shr-Jie Tzeng , Somnath Viswanath , Xiaohua Zhuang
发明人： Bahadir Erimli , Gopal S. Krishna , Chandan Egbert , Peter Ka-Fai Chow , Mrudula Kanuri , Shr-Jie Tzeng , Somnath Viswanath , Xiaohua Zhuang
IPC分类号： H04L12/28
CPC分类号： H04L47/10 , H04L47/13 , H04L47/20
摘要： A network switch includes network switch ports, each including a port filter configured for detecting user-selected attributes from a received layer 2 type data frame. Each port filter, upon detecting a user-selected attribute in a received layer 2 type data frame, sends a signal to a switching module indicating the determined presence of the user-selected attribute, enabling the switching module to generate a switching decision based on the corresponding user-selected attribute and based on a corresponding user-defined switching policy. The switching policy may specify a priority class, or a guaranteed quality of service (e.g., a guaranteed bandwidth), ensuring that the received layer 2 type data frame receives the appropriate switching support. The user-selected attributes for the port filter and the user-defined switching policy for the switching module are programmed by a host processor. Hence, the integrated network switch is able to perform advanced switching operations for layer 2 type data packets to ensure quality of service requirements, independent of priority information specified in the layer 2 type data packets, based on the user-selected attributes in the layer 2 type data packets and the user-defined switching policies established for the switching module.
摘要翻译：网络交换机包括网络交换机端口，每个端口包括被配置为从接收到的层2型数据帧中检测用户选择的属性的端口过滤器。每个端口滤波器在检测到接收到的层2类型数据帧中的用户选择的属性时，向交换模块发送指示所确定的用户选择属性的存在的信号，使切换模块能够基于相应的用户选择的属性并基于相应的用户定义的交换策略。切换策略可以指定优先级等级或保证服务质量（例如，保证带宽），确保接收到的第2层类型的数据帧接收适当的切换支持。用于端口过滤器的用户选择的属性和用于切换模块的用户定义的切换策略由主处理器编程。因此，综合网络交换机能够根据第2层用户选择的属性，对第2层类型的数据包执行高级交换操作，以确保与第2类数据包中指定的优先级信息无关的服务质量要求类型数据包和为交换模块建立的用户定义的交换策略。

4. 发明授权

US06839351B1 Parallel packet lookup in a packet-switched network 有权
标题翻译：分组交换网络中的并行数据包查找
公开(公告)号：US06839351B1
公开(公告)日：2005-01-04
申请号：US09818135
申请日：2001-03-28
申请人： Peter Ka-Fai Chow , Bahadir Erimli , Somnath Viswanath , Gopal S. Krishna
发明人： Peter Ka-Fai Chow , Bahadir Erimli , Somnath Viswanath , Gopal S. Krishna
IPC分类号： H04L12/28 , H04L12/44 , H04L12/56
CPC分类号： H04L49/3009 , H04L12/44 , H04L49/354
摘要： A multiport network device includes output ports, internal rules checking logic, a port filter, and input ports. The input ports receive data frames and transfer the data frames to the internal rules checking logic and the port filter. The internal rules checking logic determines the appropriate output ports for the frame. At potentially the same time, the port filter determines priority information for the frame. The port filter informs the internal rules checking logic when it has completed determining the priority information by transmitting an end-of-frame signal to the internal rules checking logic. In response, if the internal rules checking logic has completed determining the output ports for the frame, it assembles a frame descriptor corresponding to the frame and transmits the frame descriptor to the appropriate output port(s).
摘要翻译：多端口网络设备包括输出端口，内部规则检查逻辑，端口过滤器和输入端口。输入端口接收数据帧，并将数据帧传输到内部规则检查逻辑和端口过滤器。内部规则检查逻辑确定帧的适当输出端口。在可能的同时，端口过滤器确定帧的优先级信息。端口过滤器通过将帧内信号发送到内部规则检查逻辑完成确定优先级信息后，通知内部规则检查逻辑。作为响应，如果内部规则检查逻辑已经完成确定帧的输出端口，则它组装与帧相对应的帧描述符，并将帧描述符发送到适当的输出端口。

5. 发明授权

US06963571B1 Systems and methods for merging packet lookup results 失效
标题翻译：用于合并数据包查找结果的系统和方法
公开(公告)号：US06963571B1
公开(公告)日：2005-11-08
申请号：US09797690
申请日：2001-03-05
申请人： Somnath Viswanath , Bahadir Erimli , Peter Ka-Fai Chow , Yatin R. Acharya
发明人： Somnath Viswanath , Bahadir Erimli , Peter Ka-Fai Chow , Yatin R. Acharya
IPC分类号： H04L12/54 , H04L12/56 , H04I12/28
CPC分类号： H04L49/351 , H04L49/15 , H04L49/205
摘要： A multiport network device includes output port logic, priority logic, a memory, and memory logic. The output port logic generates output port data that identifies output ports to transmit received packets. The priority logic generates priority data that identifies priorities of the received packets. The memory stores the output port data from the output port logic and the priority data from the priority logic. The memory logic receives priority data relating to one of the received packets from the output port logic, determines whether the memory stores output port data relating to the packet, ignores the received priority data when the memory stores no output port data relating to the packet, and when the memory stores output port data relating to the packet, transmits the received priority data and the stored output port data to the identified output port.
摘要翻译：多端口网络设备包括输出端口逻辑，优先级逻辑，存储器和存储器逻辑。输出端口逻辑产生识别输出端口以发送接收到的数据包的输出端口数据。优先级逻辑生成识别接收到的分组的优先级的优先级数据。存储器存储来自输出端口逻辑的输出端口数据和来自优先级逻辑的优先级数据。存储器逻辑从输出端口逻辑接收与接收到的分组之一相关的优先级数据，确定存储器是否存储与分组相关的输出端口数据，当存储器不存储与分组相关的输出端口数据时，忽略接收到的优先级数据，并且当存储器存储与分组相关的输出端口数据时，将接收到的优先级数据和存储的输出端口数据发送到所识别的输出端口。

6. 发明授权

US06963565B1 Apparatus and method for identifying data packet at wire rate on a network switch port 有权
标题翻译：用于在网络交换机端口上以线速识别数据分组的装置和方法
公开(公告)号：US06963565B1
公开(公告)日：2005-11-08
申请号：US09637015
申请日：2000-08-14
申请人： Gopal S. Krishna , Peter Ka-Fai Chow , Shr-Jie Tzeng , Somnath Viswanath
发明人： Gopal S. Krishna , Peter Ka-Fai Chow , Shr-Jie Tzeng , Somnath Viswanath
IPC分类号： H04L12/46 , H04L12/56 , H04L29/06 , H04L12/28
CPC分类号： H04L47/2441 , H04L47/10 , H04L49/3009 , H04L49/351 , H04L49/602 , H04L69/22
摘要： A network switch, configured for performing layer 2 and layer 3 switching in an Ethernet (IEEE 802.3) network without blocking of incoming data packets, includes a network switch port having a filter (i.e., a packet classifier module) configured for evaluating an incoming data packet on an instantaneous basis, immediately upon receipt at the network switch port. The filter performs simultaneous comparisons between the incoming data stream of the data packet and multiple templates configured for identifying respective data protocols. Each template is composed of a plurality of min terms, wherein each min term specifies a prescribed comparison operation within a selected data byte of the incoming data packet. The templates may be programmed by a user and stored in an internal min term memory. Moreover, the multiple simultaneous comparisons enable the network switch to perform layer 3 switching for 100 Mbps and gigabit networks without blocking in the network switch.
摘要翻译：配置用于在以太网（IEEE 802.3）网络中执行层2和层3切换而不阻塞传入数据分组的网络交换机包括网络交换机端口，该网络交换机端口具有被配置为评估输入数据的过滤器（即，分组分类器模块）数据包立即在网络交换机端口上收到。该过滤器执行数据包的输入数据流和配置用于识别相应数据协议的多个模板之间的同时比较。每个模板由多个最小项组成，其中每个最小项指定输入数据分组的所选数据字节内的规定比较操作。模板可以由用户编程并存储在内部最小项存储器中。此外，多次同步比较使得网络交换机能够在网络交换机中对100Mbps和千兆网络执行层3切换而不阻塞。

7. 发明授权

US07016352B1 Address modification within a switching device in a packet-switched network 有权
标题翻译：在分组交换网络中的交换设备内的地址修改
公开(公告)号：US07016352B1
公开(公告)日：2006-03-21
申请号：US09814811
申请日：2001-03-23
申请人： Peter Ka-Fai Chow , Somnath Viswanath , Shr-Jie Tzeng
发明人： Peter Ka-Fai Chow , Somnath Viswanath , Shr-Jie Tzeng
IPC分类号： H04L12/28 , H04L12/56
CPC分类号： H04L49/604 , H04L49/205 , H04L49/3009
摘要： A multiport switching device includes an Internal Rules Checker (IRC) that determines forwarding addresses for packets received at the device. The determined forwarding addresses may include a new MAC destination address that is to substituted for the MAC destination address of the received packet. In one implementation, the new MAC destination address is transmitted from the IRC to the dequeuing logic by transmitting pairs of adjacent words through the switch output queues. In other implementations, the new MAC destination address is transmitted from the IRC to the dequeuing logic by transmitting an index field to the output queuing logic or by having the IRC write the new MAC destination address directly to memory.
摘要翻译：多端口交换设备包括内部规则检查器（IRC），其确定在设备处接收的分组的转发地址。所确定的转发地址可以包括将替换接收到的分组的MAC目的地地址的新的MAC目的地址。在一个实现中，新的MAC目的地地址通过交换机输出队列中的相邻字对来从IRC发送到出队逻辑。在其他实现中，通过向输出排队逻辑发送索引字段或通过使IRC将新的MAC目的地址直接写入存储器，将新的MAC目的地地址从IRC发送到出队逻辑。

8. 发明授权

US06885666B1 Apparatus and method in a network switch for synchronizing transfer of a control tag to a switch fabric with transfer of frame data to a buffer memory 有权
标题翻译：网络交换机中的装置和方法，用于使控制标签与交换结构同步传输，并将帧数据传送到缓冲存储器
公开(公告)号：US06885666B1
公开(公告)日：2005-04-26
申请号：US09637016
申请日：2000-08-14
申请人： Peter Ka-Fai Chow , Somnath Viswanath
发明人： Peter Ka-Fai Chow , Somnath Viswanath
IPC分类号： H04L12/46 , H04L12/56 , H04L12/50
CPC分类号： H04L49/602 , H04L45/502 , H04L49/3009 , H04L49/3027 , H04L49/351
摘要： A network switch port includes a port filter configured to receive at least a portion of a data frame including layer 3 information and to generate a tag result. A queue block is configured for transferring the data frame to a buffer memory. A switch fabric is configured for receiving the tag result and for performing a frame forwarding switching decision based on the tag result and monitoring of the transfer of the data frame. A synchronizing device is configured to synchronize the transfer of a valid tag result to the switch fabric with the transfer of the at least a portion of the data frame to the buffer memory based on a signal from the queue indicating a status of the transfer of the portion of the data frame to the buffer memory.
摘要翻译：网络交换机端口包括被配置为接收包括层3信息的数据帧的至少一部分并且生成标签结果的端口过滤器。配置队列块将数据帧传送到缓冲存储器。交换结构被配置为用于接收标签结果，并且用于基于标签结果执行帧转发切换判定并监视数据帧的传送。同步装置被配置为基于来自队列的信号将数据帧的至少一部分传送到缓冲存储器，使有效标签结果与交换结构的传送同步，该信号指示转移的状态数据帧的一部分到缓冲存储器。

9. 发明授权

US6151322A Multiport data switch having data frame VLAN tagging and VLAN stripping 失效
标题翻译：具有数据帧VLAN标记和VLAN剥离的多端口数据交换机
公开(公告)号：US6151322A
公开(公告)日：2000-11-21
申请号：US992917
申请日：1997-12-18
申请人： Somnath Viswanath , Peter Ka-Fai Chow
发明人： Somnath Viswanath , Peter Ka-Fai Chow
IPC分类号： H04L13/08 , G06F11/26 , G06F12/00 , G06F13/00 , G06F13/10 , G06F13/16 , G06F13/24 , G06F15/00 , G06F15/16 , G08B5/00 , G11C11/412 , H04B7/14 , H04J3/02 , H04J3/12 , H04J3/22 , H04J3/24 , H04L12/18 , H04L12/24 , H04L12/28 , H04L12/413 , H04L12/44 , H04L12/46 , H04L12/50 , H04L12/54 , H04L12/66 , H04L12/861 , H04L12/863 , H04L12/879 , H04L12/931 , H04L12/933 , H04L12/935 , H04L12/937 , H04L12/939 , H04L12/947 , H04Q3/545 , H04Q11/00
CPC分类号： H04L49/3009 , G06F13/1605 , G06F13/24 , G11C11/412 , H04L12/4641 , H04L12/5693 , H04L41/0213 , H04L47/6225 , H04L49/103 , H04L49/201 , H04L49/25 , H04L49/255 , H04L49/30 , H04L49/3027 , H04L49/351 , H04L49/354 , H04L49/50 , H04L49/552 , H04L49/555 , H04L49/90 , H04L49/901 , H04L49/9047 , H04L49/9063 , H04L49/9073 , H04L49/9078 , H04L49/9084 , H04Q3/54591 , H04L12/1863 , H04L12/4645 , H04L12/467 , H04L49/3054 , H04L49/40 , H04Q2213/1316 , H04Q2213/13162
摘要： An integrated multiport switch will determine whether packets received at designated VLAN ports are tagged packets. If so, the VLAN tag is stripped from the packet before further processing the incoming data at the media access controller of the port. The stripped tag is forwarded to a rules checker, which determines further routing of the packet to one or more destinations. The VLAN tag data, which may be modified by the rules checker, and the remainder of the packet data are stored separately in a memory external to the integrated switch. A control register contains designated VLAN types that can be compared with the VLAN type field in the tagged packet. The number of bytes of data received can thus be counted to locate the field of the VLAN packet assigned to VLAN type. VLAN tags may be readily inserted in untagged or stripped packets that are to be transmitted at a VLAN port. The VLAN tag data is then multiplexed with the remaining packet data obtained from a memory external to said chip and the multiplexed data is written to a single port RAM in a transmit FIFO at the MAC at the VLAN port designated for transmission. Buffering in the transmit FIFO permits continuous application of data to the FIFO.
摘要翻译：集成多端口交换机将决定在指定的VLAN端口接收到的数据包是否为标记数据包。如果是这样，则在该端口的媒体访问控制器进一步处理传入数据之前，将VLAN标签从数据包中删除。剥离的标签被转发到规则检查器，其确定分组到一个或多个目的地的进一步路由。可以由规则检查器修改的VLAN标签数据和分组数据的其余部分分别存储在集成交换机外部的存储器中。控制寄存器包含指定的VLAN类型，可以与标记数据包中的VLAN类型字段进行比较。因此可以对接收到的数据的字节数进行计数，以定位分配给VLAN类型的VLAN数据包的字段。 VLAN标签可以容易地插入到将在VLAN端口上传输的未标记或剥离的数据包中。然后将VLAN标签数据与从所述芯片外部的存储器获得的剩余分组数据进行多路复用，并且将多路复用数据写入在指定用于传输的VLAN端口的MAC处的发送FIFO中的单端口RAM。发送FIFO中的缓冲允许数据连续应用到FIFO。

10. 发明授权

US6058427A Apparatus and method for generating a serial data stream carrying data for multiple network switch ports for use by a physical transceiver 失效
标题翻译：用于生成携带用于多个网络交换机端口的数据的串行数据流以供物理收发器使用的装置和方法
公开(公告)号：US6058427A
公开(公告)日：2000-05-02
申请号：US993569
申请日：1997-12-18
申请人： Somnath Viswanath , Peter Ka-Fai Chow
发明人： Somnath Viswanath , Peter Ka-Fai Chow
IPC分类号： H04L13/08 , G06F11/26 , G06F12/00 , G06F13/00 , G06F13/10 , G06F13/16 , G06F13/24 , G06F15/00 , G06F15/16 , G08B5/00 , G11C11/412 , H04B7/14 , H04J3/02 , H04J3/12 , H04J3/22 , H04J3/24 , H04L12/18 , H04L12/24 , H04L12/28 , H04L12/413 , H04L12/44 , H04L12/46 , H04L12/50 , H04L12/54 , H04L12/66 , H04L12/861 , H04L12/863 , H04L12/879 , H04L12/931 , H04L12/933 , H04L12/935 , H04L12/937 , H04L12/939 , H04L12/947 , H04Q3/545 , H04Q11/00 , H04L7/00 , H04L12/00
CPC分类号： H04L49/3009 , G06F13/1605 , G06F13/24 , G11C11/412 , H04L12/4641 , H04L12/5693 , H04L41/0213 , H04L47/6225 , H04L49/103 , H04L49/201 , H04L49/25 , H04L49/255 , H04L49/30 , H04L49/3027 , H04L49/351 , H04L49/354 , H04L49/50 , H04L49/552 , H04L49/555 , H04L49/90 , H04L49/901 , H04L49/9047 , H04L49/9063 , H04L49/9073 , H04L49/9078 , H04L49/9084 , H04Q3/54591 , H04L12/1863 , H04L12/4645 , H04L12/467 , H04L49/3054 , H04L49/40 , H04Q2213/1316 , H04Q2213/13162
摘要： A network switch having multiple media access control (MAC) switch ports has a physical transceiver interface that generates a time-division multiplexed serial data stream and outputs the time-division multiplexed serial data stream to a physical layer transceiver serving a respective multiple number of network nodes. The physical transceiver interface is also configured for receiving a time-division multiplexed serial input stream from the physical transceiver according to another repeating sequence of time slots corresponding to the network switch ports, where each of the serial data streams between the physical transceiver interface and the physical layer transceiver are synchronized relative to a shared system clock and a shared reset signal. The physical transceiver interface includes a timing circuit that reconciles timing differences between the MAC switch ports and the transmission and reception of data packets by the physical layer transceiver on the network media, minimizing the necessity of buffering in the transceiver interface.
摘要翻译：具有多个媒体访问控制（MAC）交换机端口的网络交换机具有生成时分复用串行数据流的物理收发器接口，并将该时分多路复用串行数据流输出到服务于相应多个网络的物理层收发器节点。物理收发器接口还被配置为根据对应于网络交换机端口的另一个重复序列的时隙从物理收发器接收时分复用的串行输入流，其中物理收发器接口和物理层收发器相对于共享系统时钟和共享复位信号同步。物理收发器接口包括定时电路，其协调MAC交换机端口之间的定时差异以及由网络介质上的物理层收发器发送和接收数据分组，从而最小化收发器接口中的缓冲的必要性。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式