会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Multiphase direct RF frequency to digital converter and related method
    • 多相直接射频到数字转换器及相关方法
    • US08351558B2
    • 2013-01-08
    • US12567427
    • 2009-09-25
    • Richard H. StrandbergPaul Cheng-Po Liang
    • Richard H. StrandbergPaul Cheng-Po Liang
    • H03D3/00H03D3/24G01R25/00H04L7/04
    • H04L27/18
    • The disclosure provides an effective means for fine-resolution determination of the frequency content of an RF signal using low speed digital circuits. The disclosure relates to a method and apparatus for decomposing a high frequency RF signal into several low frequency signals or data streams without loss of any information and without the use of extraneous circuit components such as local oscillators, mixers or offset phase-locked loops. Single or multiple phase oscillator outputs are fed directly to a single or multiple direct RF frequency-to-digital (DrfDC) circuits. The front end of the DrfDC circuit decomposes a high frequency signal into several low frequency signals without loss of any information. The low frequency signals are processed by the back-end of the DrfDC and converted into digital data streams. The digital data streams are then combined and averaged to represent the frequency of the input RF signal.
    • 本公开提供了使用低速数字电路精细分辨率确定RF信号的频率内容的有效手段。 本公开涉及一种用于将高频RF信号分解为几个低频信号或数据流而不丢失任何信息并且不使用诸如本地振荡器,混频器或偏移锁相环之类的外部电路部件的方法和装置。 单相或多相振荡器输出直接馈送到单个或多个直接RF频数(DrfDC)电路。 DrfDC电路的前端将高频信号分解成几个低频信号,而不会丢失任何信息。 低频信号由DrfDC的后端处理并转换为数字数据流。 然后将数字数据流组合并平均以表示输入RF信号的频率。
    • 3. 发明授权
    • Method and system for a glitch correction in an all digital phase lock loop
    • 全数字锁相环中毛刺校正的方法和系统
    • US08222939B2
    • 2012-07-17
    • US12838754
    • 2010-07-19
    • Koji TakinamiRichard StrandbergPaul Cheng-Po Liang
    • Koji TakinamiRichard StrandbergPaul Cheng-Po Liang
    • H03L7/06
    • H03L7/16H03L2207/50
    • The present invention relates to a method and system for glitch correction in an all digital phase lock loop. An all digital phase lock loop can include a phase error signal generation unit, a multi-phase oscillator, a glitch correction unit, and a phase to digital converter. The phase to digital converter receives a multi-phase signal from the multi-phase oscillator and generates a phase signal. The error signal generation unit receives the phase signal and a reference phase signal and generates a phase error signal, which is fed to the glitch correction unit. The glitch correction unit removes the glitches in the phase error signal by a portion of the phase error signal. The phase lock loop can also include a phase rotator and a calibration block. The calibration block instructs the phase rotator to rotate the multi-phase signal by the phase rotation which generates the minimum number of glitches.
    • 本发明涉及一种全数字锁相环中毛刺校正的方法和系统。 全数字锁相环可以包括相位误差信号生成单元,多相位振荡器,毛刺校正单元和相位数字转换器。 相数转换器从多相振荡器接收多相信号并产生相位信号。 误差信号发生单元接收相位信号和参考相位信号,并产生馈送到毛刺校正单元的相位误差信号。 毛刺校正单元通过相位误差信号的一部分去除相位误差信号中的毛刺。 锁相环还可以包括相位旋转器和校准块。 校准块指示相位旋转器通过相位旋转旋转多相信号,该相位旋转产生最小数量的毛刺。
    • 6. 发明申请
    • SIGNAL DECOMPOSITION METHODS AND APPARATUS FOR MULTI-MODE TRANSMITTERS
    • 信号分解方法和多模式发射机的设备
    • US20100015932A1
    • 2010-01-21
    • US12176570
    • 2008-07-21
    • Paul Cheng-Po LiangKoji Takinami
    • Paul Cheng-Po LiangKoji Takinami
    • H04B1/66
    • H04B1/66
    • A multi-mode communications transmitter includes a signal decomposer that converts rectangular-coordinate in-channel and quadrature channel signals into polar-coordinate amplitude and angle component signals and form therefrom first and second modulation signals. The signal decomposition process performed by the signal decomposer combines envelope-reduction and restoration (ERR) with filtering to reduce the bandwidths of the first and second modulation signals compared to the bandwidths of the unmodified amplitude and angle component signals. The reduction in signal bandwidths eases the design requirements of the electrical components needed to process and generate the signals applied to the power supply and radio frequency (RF) input ports of the multi-mode communications transmitter's power amplifier (PA). It also makes the multi-mode communications transmitter more forgiving to gain and delay mismatches between the signals applied to the power supply and RF input ports of the PA, compared to conventional polar modulation transmitters.
    • 多模式通信发射机包括信号分解器,其将矩形坐标的信道内和正交信道信号转换为极坐标振幅和角度分量信号,并从其形成第一和第二调制信号。 由信号分解器进行的信号分解处理将包络减少和恢复(ERR)与滤波相结合,以与未修改的幅度和角度分量信号的带宽相比降低第一和第二调制信号的带宽。 信号带宽的减少可以减轻处理和产生施加到多模式通信发射机功率放大器(PA)的电源和射频(RF)输入端口的信号所需的电气部件的设计要求。 与传统的极性调制发射机相比,它还使得多模式通信发射机更加宽容地获得并延迟了施加到PA的电源和RF输入端口的信号之间的不匹配。
    • 8. 发明授权
    • Signal decomposition methods and apparatus for multi-mode transmitters
    • 用于多模发射机的信号分解方法和装置
    • US08489046B2
    • 2013-07-16
    • US12176570
    • 2008-07-21
    • Paul Cheng-Po LiangKoji Takinami
    • Paul Cheng-Po LiangKoji Takinami
    • H01Q11/12H04B1/04
    • H04B1/66
    • A multi-mode communications transmitter includes a signal decomposer that converts rectangular-coordinate in-channel and quadrature channel signals into polar-coordinate amplitude and angle component signals and form therefrom first and second modulation signals. The signal decomposition process performed by the signal decomposer combines envelope-reduction and restoration (ERR) with filtering to reduce the bandwidths of the first and second modulation signals compared to the bandwidths of the unmodified amplitude and angle component signals. The reduction in signal bandwidths eases the design requirements of the electrical components needed to process and generate the signals applied to the power supply and radio frequency (RF) input ports of the multi-mode communications transmitter's power amplifier (PA). It also makes the multi-mode communications transmitter more forgiving to gain and delay mismatches between the signals applied to the power supply and RF input ports of the PA, compared to conventional polar modulation transmitters.
    • 多模式通信发射机包括信号分解器,其将矩形坐标的信道内和正交信道信号转换为极坐标振幅和角度分量信号,并从其形成第一和第二调制信号。 由信号分解器进行的信号分解处理将包络减少和恢复(ERR)与滤波相结合,以与未修改的幅度和角度分量信号的带宽相比降低第一和第二调制信号的带宽。 信号带宽的减少可以减轻处理和产生施加到多模式通信发射机功率放大器(PA)的电源和射频(RF)输入端口的信号所需的电气部件的设计要求。 与传统的极性调制发射机相比,它还使得多模式通信发射机更加宽容地获得并延迟了施加到PA的电源和RF输入端口的信号之间的不匹配。
    • 10. 发明授权
    • Method and system for compensation of frequency pulling in an all digital phase lock loop
    • 全数字锁相环频率补偿补偿方法及系统
    • US08193870B2
    • 2012-06-05
    • US12838820
    • 2010-07-19
    • Koji TakinamiRichard StrandbergPaul Cheng-Po Liang
    • Koji TakinamiRichard StrandbergPaul Cheng-Po Liang
    • H03B7/12
    • H03L7/0995H03L2207/06H03L2207/50
    • The present invention is a method and system for compensation of frequency pulling in an all digital phase lock loop. The all digital phase lock loop can utilize a multi-phase oscillator including latches with substantially all of the latches paired with a corresponding dummy cell. The dummy cells can have impedance characteristics, such as variable capacitance values which correspond to the variable capacitance value of the latches such that the sum of the two variable capacitance values remains substantially constant, even when the polarity of the reference clock signal changes. The dummy cells can be, for example, variable capacitors or dummy latches. The phase lock loop can also include a multiplying unit. The multiplying unit can receive a reference clock signal and generate a frequency multiplied reference clock signal.
    • 本发明是用于补偿全数字锁相环中的频率牵引的方法和系统。 所有数字锁相环可以利用多相振荡器,其包括基本上所有锁存器与相应的虚拟单元配对的锁存器。 虚拟单元可以具有阻抗特性,例如对应于锁存器的可变电容值的可变电容值,使得即使参考时钟信号的极性改变,两个可变电容值的总和也保持基本恒定。 虚拟单元可以是例如可变电容器或虚拟锁存器。 锁相环也可以包括乘法单元。 乘法单元可以接收参考时钟信号并产生倍频参考时钟信号。