专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5589766A Field-testable integrated circuit and method of testing 失效
标题翻译：现场可测集成电路和测试方法
公开(公告)号：US5589766A
公开(公告)日：1996-12-31
申请号：US417576
申请日：1995-04-06
申请人： Paul A. Frank , Donald T. McGrath , Daniel A. Staver
发明人： Paul A. Frank , Donald T. McGrath , Daniel A. Staver
IPC分类号： G01R31/28 , G01R31/02
CPC分类号： G01R31/2884
摘要： A field-testable integrated circuit that includes a plurality of analog signal channels for receiving a respective analog signal during a normal mode of operation is provided. Individual test circuits are built-in within the integrated circuit for selecting respective ones of the plurality of channels to receive predetermined reference signals during a test mode of operation while uninterruptedly providing the normal mode of operation in any remaining unselected channels. Each test circuit includes a channel decoder responsive to predetermined channel select signals for producing a respective channel decoder output signal. A multiplexer is responsive to predetermined reference select signals and to the decoder output signal for supplying during the test mode of operation a selected one of the predetermined reference signals to the respective analog channel being coupled to the individual test circuit therein. A switching gate is responsive to the respective channel decoder output signal so that during the normal mode of operation the switching gate is in a respective conducting state for allowing the respective analog signal to pass therethrough while during the test mode of operation the switching gate is in a respective nonconductive state for interrupting the respective analog signal from passing therethrough.
摘要翻译：提供一种现场测试集成电路，其包括用于在正常操作模式期间接收相应模拟信号的多个模拟信号通道。单个测试电路内置在集成电路内，用于选择多个通道中的相应通道以在测试操作模式期间接收预定的参考信号，同时在任何剩余的未选择的通道中不间断地提供正常操作模式。每个测试电路包括响应于预定信道选择信号的信道解码器，以产生相应的信道解码器输出信号。多路复用器响应于预定的参考选择信号和解码器输出信号，以在测试操作模式期间将选定的一个预定参考信号提供给相应的模拟通道，耦合到各个测试电路。开关门响应于相应的通道解码器输出信号，使得在正常操作模式期间，开关门处于相应的导通状态，以允许相应的模拟信号通过，而在测试操作模式期间，开关门处于用于中断相应的模拟信号从而通过的相应的非导通状态。

2. 发明授权

US5548540A Decimation filter having a selectable decimation ratio 失效
标题翻译：具有可选择抽取比率的抽取滤波器
公开(公告)号：US5548540A
公开(公告)日：1996-08-20
申请号：US265475
申请日：1994-06-24
申请人： Daniel A. Staver , Donald T. McGrath
发明人： Daniel A. Staver , Donald T. McGrath
IPC分类号： H03H17/06 , G06F15/31
CPC分类号： H03H17/0664
摘要： A decimation filter for filtering an externally derived stream of quantized electrical signals having a predetermined rate includes a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate normalized coefficient signal at each respective one of a plurality of output ports. An accumulator is coupled to the coefficient generator to receive each normalized coefficient signal generated therein. The accumulator receives the stream of quantized electrical signals so as to produce, upon masking with respective ones of the received normalized coefficient signals, a plurality of accumulator output signals. An overflow detector is coupled to the accumulator to detect and correct any overflow condition arising in the accumulator.
摘要翻译：用于对具有预定速率的外部导出的量化电信号流进行滤波的抽取滤波器包括响应于一组外部推出的抽取比选择信号的系数发生器，以在多个输出端口中的每个相应的一个输出端口处提供单独的归一化系数信号。累加器耦合到系数发生器以接收其中产生的每个归一化系数信号。累加器接收量化电信号流，以便在接收到的归一化系数信号中的相应的一个被掩蔽时产生多个累加器输出信号。溢流检测器耦合到蓄电池，以检测和校正蓄电池中产生的任何溢出状况。

3. 发明授权

US5463569A Decimation filter using a zero-fill circuit for providing a selectable decimation ratio 失效
标题翻译：抽取滤波器使用零填充电路提供可选择的抽取比例
公开(公告)号：US5463569A
公开(公告)日：1995-10-31
申请号：US265343
申请日：1994-06-24
申请人： Daniel A. Staver , Donald T. McGrath
发明人： Daniel A. Staver , Donald T. McGrath
IPC分类号： H03H17/06 , G06F15/31
CPC分类号： H03H17/0664
摘要： A decimation filter for filtering an externally derived stream of quantized electrical signals includes a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate normalized coefficient signal at each respective one of a plurality of output ports. The coefficient generator employs a zero-fill circuit comprising first and second circuits which selectively ripple therethrough an scaling-control output signal from a demultiplexer unit in order to provide the normalized coefficient signals. An accumulator is coupled to the coefficient generator to receive each normalized coefficient signal generated therein. The accumulator receives the stream of quantized electrical signals so as to produce, upon masking with respective ones of the received normalized coefficient signals, a plurality of accumulator output signals. An overflow detector is coupled to the accumulator to detect and correct any overflow condition arising in the accumulator.
摘要翻译：用于对外部导出的量化电信号流进行滤波的抽取滤波器包括响应于一组外部导出的抽取比选择信号的系数发生器，以在多个输出端口中的每个相应的一个输出端口处提供单独的归一化系数信号。系数发生器采用零填充电路，该零填充电路包括第一和第二电路，其选择性地从多路分解器单元中纹波通过缩放控制输出信号，以便提供归一化的系数信号。累加器耦合到系数发生器以接收其中产生的每个归一化系数信号。累加器接收量化电信号流，以便在接收到的归一化系数信号中的相应的一个被掩蔽时产生多个累加器输出信号。溢流检测器耦合到蓄电池，以检测和校正蓄电池中产生的任何溢出状况。

4. 发明授权

US07373622B2 Relocatable built-in self test (BIST) elements for relocatable mixed-signal elements 有权
标题翻译：可重定位的内置自检（BIST）元素，用于可重定位的混合信号元素
公开(公告)号：US07373622B2
公开(公告)日：2008-05-13
申请号：US11129547
申请日：2005-05-13
申请人： Scott C. Savage , Donald T. McGrath , Robert D. Waldron , Kenneth G. Richardson
发明人： Scott C. Savage , Donald T. McGrath , Robert D. Waldron , Kenneth G. Richardson
IPC分类号： G06F17/50
CPC分类号： G01R31/31704 , G01R31/3167
摘要： An apparatus including a base layer of a platform application specific integrated circuit (ASIC), a mixed-signal function and a built-in self test (BIST) function. The base layer of the platform ASIC generally includes a plurality of pre-diffused regions disposed around a periphery of the platform ASIC. Each of the pre-diffused regions is generally configured to be metal-programmable. The mixed-signal function may include two or more sub-functions formed with a metal mask set placed over a first number of the plurality of pre-diffused regions. The BIST function may be formed with a metal mask set placed over a second number of the plurality of pre-diffused regions. The BIST function may be configured to test the mixed-signal function and present a digital signal indicating an operating condition of the mixed-signal function.
摘要翻译：一种包括平台专用集成电路（ASIC）的基础层，混合信号功能和内置自检（BIST）功能的装置。平台ASIC的基础层通常包括围绕平台ASIC的外围设置的多个预扩散区域。每个预扩散区域通常被配置为金属可编程的。混合信号功能可以包括由设置在多个预扩散区域的第一数量上的金属掩模组形成的两个或更多个子功能。 BIST功能可以形成有放置在多个预扩散区域的第二数量上的金属掩模组。 BIST功能可以被配置为测试混合信号功能并呈现指示混合信号功能的操作条件的数字信号。

5. 发明授权

US07305646B2 Relocatable mixed-signal functions 有权
标题翻译：可重定位混合信号功能
公开(公告)号：US07305646B2
公开(公告)日：2007-12-04
申请号：US11125307
申请日：2005-05-09
申请人： Donald T. McGrath , Robert D. Waldron , Scott C. Savage , Kenneth G. Richardson
发明人： Donald T. McGrath , Robert D. Waldron , Scott C. Savage , Kenneth G. Richardson
IPC分类号： G06F17/50 , H03K19/173
CPC分类号： G06F17/5045
摘要： An apparatus that may include a base layer of a platform application specific integrated circuit (ASIC) and a mixed-signal function. The base layer of the platform application specific integrated circuit (ASIC) generally comprises a plurality of pre-diffused regions disposed around a periphery of the platform ASIC. Each of the pre-diffused regions may be configured to be metal-programmable. The mixed-signal function may include two or more sub-functions formed with a metal mask set placed over a number of the plurality of pre-diffused regions.
摘要翻译：可以包括平台专用集成电路（ASIC）的基础层和混合信号功能的装置。平台应用专用集成电路（ASIC）的基层通常包括围绕平台ASIC的外围设置的多个预扩散区域。每个预扩散区域可以被配置为金属可编程的。混合信号功能可以包括由置于多个预扩散区域的多个上的金属掩模组形成的两个或更多个子功能。

6. 发明授权

US07566923B2 Isolated power domain core regions in platform ASICs 失效
标题翻译：平台ASIC中隔离的电源域核心区域
公开(公告)号：US07566923B2
公开(公告)日：2009-07-28
申请号：US11318332
申请日：2005-12-23
申请人： Donald T. McGrath , Gregory Winn , Scott C. Savage
发明人： Donald T. McGrath , Gregory Winn , Scott C. Savage
IPC分类号： H01L27/118
CPC分类号： H03K19/1736 , H01L27/0207 , H01L27/11807
摘要： A platform application specific integrated circuit (ASIC) including a base layer. The base layer generally comprises a predefined input/output (I/O) region and a predefined core region. The predefined input/output (I/O) region may comprise a plurality of pre-diffused regions disposed in the platform ASIC. The predefined core region may comprise one or more metal layers defining a plurality of power regions formed according to a custom design created after the base layer is fabricated. The base layer can be customized by depositing one or more metal layers.
摘要翻译：一种包括基础层的平台专用集成电路（ASIC）。基本层通常包括预定义的输入/输出（I / O）区域和预定义的核心区域。预定义的输入/输出（I / O）区域可以包括布置在平台ASIC中的多个预扩散区域。预定义的芯区域可以包括一个或多个限定根据在制造基层之后创建的定制设计形成的多个功率区域的金属层。可以通过沉积一个或多个金属层来定制基层。

7. 发明授权

US07259586B2 Configurable I/Os for multi-chip modules 失效
标题翻译：可配置的多芯片模块I / O
公开(公告)号：US07259586B2
公开(公告)日：2007-08-21
申请号：US11115561
申请日：2005-04-27
申请人： Scott A. Peterson , Donald T. McGrath , Scott C. Savage , Kenneth G. Richardson
发明人： Scott A. Peterson , Donald T. McGrath , Scott C. Savage , Kenneth G. Richardson
IPC分类号： H03K19/173
CPC分类号： H03K19/17744 , H03K19/1735 , H03K19/17732 , H03K19/17788 , H03K19/17796
摘要： An apparatus comprising an integrated circuit and a logic portion. The integrated circuit may have a plurality of regions each (i) pre-diffused and configured to be metal-programmed and (ii) configured to connect the integrated circuit to a socket. The logic portion may be implemented on the integrated circuit. The plurality of metal programmable regions are each (i) independently programmable and (ii) located in one of said pre-diffused regions. Each of the metal programmable regions comprises (a) a regulator section configured to generate an operating voltage from a common supply voltage, (b) a logic section configured to implement integrated circuit functions and operate at the operating voltage, and (c) a level shifter configured to shift the operating voltage to an external voltage level.
摘要翻译：一种包括集成电路和逻辑部分的装置。集成电路可以具有多个区域，每个区域（i）预扩散并被配置为金属编程，并且（ii）被配置为将集成电路连接到插座。逻辑部分可以在集成电路上实现。多个金属可编程区域各自（i）可独立编程，并且（ii）位于所述预扩散区域之一中。每个金属可编程区域包括：（a）调节器部分，被配置为从公共电源电压产生工作电压，（b）逻辑部分，被配置为实现集成电路功能并在工作电压下工作，以及（c）移位器被配置为将工作电压转换到外部电压电平。

8. 发明授权

US5375282A System and method for detecting and interrupting an out-of-balance condition in a washing machine 失效
标题翻译：用于检测和中断洗衣机中的不平衡状态的系统和方法
公开(公告)号：US5375282A
公开(公告)日：1994-12-27
申请号：US124517
申请日：1993-09-20
申请人： Mark E. Dausch , Vivek V. Badami , Donald T. McGrath , Walter Whipple, III
发明人： Mark E. Dausch , Vivek V. Badami , Donald T. McGrath , Walter Whipple, III
IPC分类号： D06F37/20 , D06F37/42 , D06F37/24
CPC分类号： D06F37/203
摘要： A system and method are provided for detecting and interrupting an out-of-balance (OOB) condition in a washing machine. The system includes pneumatic generating units for generating a predetermined fluidic pressure in response to excursions of a tub of the washing machine during a spin cycle; an actuator which is fluidly coupled to such generating units for providing an actuating position corresponding to the OOB condition; and a switch responsive to the actuator in its actuating position to deenergize a motor which spins the basket for holding the articles to be cleansed and thereby interrupt the OOB condition.
摘要翻译：提供了用于检测和中断洗衣机中的不平衡（OOB）状况的系统和方法。该系统包括用于在旋转循环期间响应于洗衣机的桶的偏移而产生预定流体压力的气动发电单元; 致动器，其流体地联接到所述发电单元，用于提供对应于所述OOB状况的致动位置; 以及响应于致动器在其致动位置的开关，以使旋转篮子的电动机通电，以保持待清洁的物品，从而中断OOB状况。

9. 发明授权

US07802156B2 Identification circuit with repeatable output code 有权
标题翻译：具有可重复输出代码的识别电路
公开(公告)号：US07802156B2
公开(公告)日：2010-09-21
申请号：US11466876
申请日：2006-08-24
申请人： Ricky F. Bitting , Donald T. McGrath , Danny C. Vogel
发明人： Ricky F. Bitting , Donald T. McGrath , Danny C. Vogel
IPC分类号： G01R31/28 , G11C29/00
CPC分类号： G11C7/20 , G11C7/14 , G11C7/24 , G11C29/02 , G11C29/021 , G11C29/028 , G11C2029/5002
摘要： A comparator receives first differentials, compares the differentials to a positive offset, and sets bits dependent upon whether the differentials are greater than the positive offset. The comparator receives second differentials, compares the differentials to a negative offset, and sets bits dependent upon whether the differentials are greater than the negative offset. The comparator compares the first bits to the second bits, and sets a mask dependent upon whether the first bits and the second bits are identical. The comparator receives subsequent differentials, compares the differentials to a zero offset, and sets bits dependent upon whether the differentials are greater than the zero offset. The subsequent bits are compared to the mask and corrected.
摘要翻译：比较器接收第一差分，将差分与正偏移进行比较，并根据差分是否大于正偏移来设置位。比较器接收第二差分，将差分与负偏移进行比较，并根据差分是否大于负偏移来设置位。比较器将第一位与第二位进行比较，并根据第一位和第二位是否相同设置掩码。比较器接收后续差分，将差分与零偏移进行比较，并根据差分是否大于零偏移来设置位。后续位与掩码进行比较并进行校正。

10. 发明授权

US07373629B2 Distributed relocatable voltage regulator 有权
标题翻译：分布式可重定位电压调节器
公开(公告)号：US07373629B2
公开(公告)日：2008-05-13
申请号：US11113615
申请日：2005-04-25
申请人： Donald T. McGrath , Scott C. Savage , Robert D. Waldron , Kenneth G. Richardson
发明人： Donald T. McGrath , Scott C. Savage , Robert D. Waldron , Kenneth G. Richardson
IPC分类号： G06F17/50 , G05F1/40
CPC分类号： H01L27/11898 , H01L27/0207
摘要： An apparatus comprising an integrated circuit having (i) a number of regions each pre-diffused and configured to be metal-programmed and (ii) a plurality of pins configured to connect the integrated circuit to a socket. A logic portion may be implemented on the integrated circuit (i) configured to implement integrated circuit operations and (ii) having one or more I/O connections and one or more supply connections. A first group of the pre-diffused regions are metal-programmed and coupled to said I/O connections. A second group of the pre-diffused regions are metal-programmed and coupled to the supply connections.
摘要翻译：一种包括集成电路的装置，其具有（i）多个区域，每个区域预扩散并被配置为金属编程;以及（ii）多个引脚，被配置为将集成电路连接到插座。逻辑部分可以在被配置为实现集成电路操作的集成电路（i）上实现，并且（ii）具有一个或多个I / O连接和一个或多个供电连接。预扩散区域的第一组被金属编程并耦合到所述I / O连接。第二组预扩散区域是金属编程的，并且耦合到电源连接。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式