专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07409486B2 Storage system, and storage control method 失效
标题翻译：存储系统和存储控制方法
公开(公告)号：US07409486B2
公开(公告)日：2008-08-05
申请号：US11389158
申请日：2006-03-27
申请人： Osamu Torigoe , Hideaki Shima , Shouji Katoh
发明人： Osamu Torigoe , Hideaki Shima , Shouji Katoh
IPC分类号： G06F12/00 , G06F13/36 , G06F3/00
CPC分类号： G06F3/0658 , G06F3/0613 , G06F3/0656 , G06F3/0689
摘要： A protocol chip and a bridge are connected to a first bus, while the bridge and a micro processor (MP) are connected to a second bus. The MP generates parameter information and writes it into a local memory (LM), and issues a write command which includes access destination information to this parameter information to a protocol chip. The bridge pre-fetches the parameter information from the LM using the access destination information within the write command which is transferred to the protocol chip via itself, and when receiving a read command from the protocol chip, transmits the parameter information which has been pre-fetched to the protocol chip via the first bus, without passing the read command through to the MP.
摘要翻译：协议芯片和桥连接到第一总线，而桥和微处理器（MP）连接到第二总线。 MP产生参数信息并将其写入本地存储器（LM），并向协议芯片发出包含该参数信息的访问目的地信息的写命令。桥接器使用通过自身传送到协议芯片的写入命令中的访问目的地信息，从LM预取参数信息，并且当从协议芯片接收到读取命令时，发送已经被预处理的参数信息，通过第一个总线提取到协议芯片，而不会将读取命令通过MP。

2. 发明申请

US20070180180A1 Storage system, and storage control method 失效
标题翻译：存储系统和存储控制方法
公开(公告)号：US20070180180A1
公开(公告)日：2007-08-02
申请号：US11389158
申请日：2006-03-27
申请人： Osamu Torigoe , Hideaki Shima , Shouji Katoh
发明人： Osamu Torigoe , Hideaki Shima , Shouji Katoh
IPC分类号： G06F13/36
CPC分类号： G06F3/0658 , G06F3/0613 , G06F3/0656 , G06F3/0689
摘要： A protocol chip and a bridge are connected to a first bus, while the bridge and a micro processor (MP) are connected to a second bus. The MP generates parameter information and writes it into a local memory (LM), and issues a write command which includes access destination information to this parameter information to a protocol chip. The bridge pre-fetches the parameter information from the LM using the access destination information within the write command which is transferred to the protocol chip via itself, and when receiving a read command from the protocol chip, transmits the parameter information which has been pre-fetched to the protocol chip via the first bus, without passing the read command through to the MP.
摘要翻译：协议芯片和桥连接到第一总线，而桥和微处理器（MP）连接到第二总线。 MP产生参数信息并将其写入本地存储器（LM），并向协议芯片发出包含该参数信息的访问目的地信息的写命令。桥接器使用通过自身传送到协议芯片的写入命令中的访问目的地信息，从LM预取参数信息，并且当从协议芯片接收到读取命令时，发送已经被预处理的参数信息，通过第一个总线提取到协议芯片，而不会将读取命令通过MP。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式