专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08078781B2 Device having priority upgrade mechanism capabilities and a method for updating priorities 有权
标题翻译：具有优先级升级机制能力的设备和更新优先级的方法
公开(公告)号：US08078781B2
公开(公告)日：2011-12-13
申请号：US12377806
申请日：2006-08-23
申请人： Ori Goren , Yaron Netanel , Aviel Livay , Gil Moran , Yossy Neeman
发明人： Ori Goren , Yaron Netanel , Aviel Livay , Gil Moran , Yossy Neeman
IPC分类号： G06F13/38
CPC分类号： G06F13/364
摘要： A device having priority update capabilities and a method for updating priorities, the method includes: receiving a request to update to a requested priority, priorities of transaction requests stored within a first sequence of pipeline stages that precede an arbiter; updating a priority level of a transaction request stored in the first sequence to the requested priority if the transaction request is priority upgradeable and if the requested priority is higher that a current priority of the transaction request; and arbitrating between transaction requests in response to priority attributes associated with the transaction requests.
摘要翻译：一种具有优先级更新功能的设备和一种用于更新优先级的方法，所述方法包括：接收对请求的优先级的请求，存储在仲裁器之前的流水线级的第一序列内存储的事务请求的优先级; 如果所述事务请求是优先级可升级的并且所请求的优先级高于所述事务请求的当前优先级，则将存储在所述第一序列中的事务请求的优先级更新为所请求的优先级; 以及响应于与所述事务请求相关联的优先级属性在事务请求之间进行仲裁。

2. 发明申请

US20100199010A1 DEVICE HAVING PRIORITY UPGRADE MECHANISM CAPABILITIES AND A METHOD FOR UPDATING PRIORITIES 有权
标题翻译：具有优先升级机制能力的设备和更新优先权的方法
公开(公告)号：US20100199010A1
公开(公告)日：2010-08-05
申请号：US12377806
申请日：2006-08-23
申请人： Ori Goren , Yaron Netanel , Aviel Livay , Gil Moran , Yossy Neeman
发明人： Ori Goren , Yaron Netanel , Aviel Livay , Gil Moran , Yossy Neeman
IPC分类号： G06F13/14
CPC分类号： G06F13/364
摘要： A device having priority update capabilities and a method for updating priorities, the method includes: receiving a request to update to a requested priority, priorities of transaction requests stored within a first sequence of pipeline stages that precede an arbiter; updating a priority level of a transaction request stored in the first sequence to the requested priority if the transaction request is priority upgradeable and if the requested priority is higher that a current priority of the transaction request; and arbitrating between transaction requests in response to priority attributes associated with the transaction requests.
摘要翻译：一种具有优先级更新功能的设备和一种用于更新优先级的方法，所述方法包括：接收对请求的优先级的请求，存储在仲裁器之前的流水线级的第一序列内存储的事务请求的优先级; 如果所述事务请求是优先级可升级的并且所请求的优先级高于所述事务请求的当前优先级，则将存储在所述第一序列中的事务请求的优先级更新为所请求的优先级; 以及响应于与所述事务请求相关联的优先级属性在事务请求之间进行仲裁。

3. 发明申请

US20130003555A1 TOKEN BUCKET MANAGEMENT APPARATUS AND METHOD OF MANAGING A TOKEN BUCKET 有权
标题翻译： TOKEN BUCKET管理装置和管理托架的方法
公开(公告)号：US20130003555A1
公开(公告)日：2013-01-03
申请号：US13582524
申请日：2010-03-22
申请人： Gil Moran , Mark Glazman , Adi Katz
发明人： Gil Moran , Mark Glazman , Adi Katz
IPC分类号： H04L12/24
CPC分类号： H04L47/2441 , H04L47/10 , H04L47/215 , H04L2012/5637
摘要： A token bucket management apparatus comprises a processing resource having an input for receiving profile data associated with a classified data stream. The processing resource also comprises an arithmetic unit arranged to maintain a bucket status value for a token bucket associated with the classified data stream. The arithmetic unit is a fixed point arithmetic unit that is arranged to maintain the bucket status value in accordance with a fixed point representation of non-integer numbers having a first accuracy. The arithmetic unit calculates a fixed point non-integer increment value in accordance with a fixed point representation of non-integer numbers having a second accuracy. The arithmetic unit is arranged to manipulate the calculated non-integer increment value so as to bring the second accuracy into agreement with the first accuracy, and to increment the bucket status value by the manipulated non-integer increment value.
摘要翻译：令牌桶管理装置包括具有用于接收与分类数据流相关联的简档数据的输入的处理资源。处理资源还包括一个算术单元，被配置为维持与分类数据流相关联的令牌桶的桶状态值。算术单元是固定点算术单元，其被配置为根据具有第一精度的非整数的固定点表示来维持桶状态值。算术单元根据具有第二精度的非整数的固定点表示来计算固定点非整数增量值。算术单元被配置为操纵计算的非整数增量值，以使第二精度与第一精度一致，并且通过操纵的非整数增量值来增加桶状态值。

4. 发明授权

US08924795B2 Distributed debug system 有权
标题翻译：分布式调试系统
公开(公告)号：US08924795B2
公开(公告)日：2014-12-30
申请号：US13393589
申请日：2009-09-30
申请人： Gil Moran , Evgeni Ginzburg , Adi Katz , Erez Shaizaf
发明人： Gil Moran , Evgeni Ginzburg , Adi Katz , Erez Shaizaf
IPC分类号： G06F11/00 , G06F11/36
CPC分类号： G06F11/3648
摘要： A distributed debug system including processing elements connected to perform a plurality of processing functions on a received data unit, a debug trap unit, a debug trace dump logic unit, and a debug initiator unit is provided. At least two of the processing elements include a debug trap unit that has a first debug enable input and output, and a first debug thread. The first debug thread holds at least a first debug trap circuit having a match signal output connected to the first debug enable output. The first debug trap circuit filters a part of the data unit, compares a filtering result with a debug value, and provides a match signal to the match signal output. The debug trace dump logic unit dumps debug trace data to a buffer associated with the data unit on reception of a match event. The debug initiator unit includes a debug initiator output connected to the first debug enable input of the debug trap unit of one processing element, and a debug initiator input connected to the first debug enable output of the debug trap unit of another processing element.
摘要翻译：提供了一种分布式调试系统，包括连接以在接收的数据单元上执行多个处理功能的处理元件，调试陷阱单元，调试跟踪转储逻辑单元和调试发起者单元。至少两个处理元件包括具有第一调试使能输入和输出的调试陷阱单元和第一调试线程。第一调试线程至少保持具有连接到第一调试使能输出的匹配信号输出的第一调试陷阱电路。第一个调试陷波电路对数据单元的一部分进行滤波，将滤波结果与调试值进行比较，并将匹配信号提供给匹配信号输出。调试跟踪转储逻辑单元在接收到匹配事件时将调试跟踪数据转储到与数据单元相关联的缓冲器。调试启动器单元包括连接到一个处理单元的调试陷阱单元的第一调试使能输入的调试启动器输出以及连接到另一处理单元的调试陷阱单元的第一调试使能输出的调试启动器输入。

5. 发明申请

US20120239902A1 AREA EFFICIENT COUNTERS ARRAY SYSTEM AND METHOD FOR UPDATING COUNTERS 有权
标题翻译：区域有效的计数器阵列系统和更新计数器的方法
公开(公告)号：US20120239902A1
公开(公告)日：2012-09-20
申请号：US13508091
申请日：2009-11-06
申请人： Gil Moran , Adi Katz
发明人： Gil Moran , Adi Katz
IPC分类号： G06F12/00
CPC分类号： G06F11/348 , G06F2201/86 , G06F2201/88 , Y02D10/34
摘要： A counters array system comprises a memory device having a plurality of addressable memory locations for storing counter-values; a plurality of delta-counter devices. Each delta-counter device is operable to hold a maximum delta-value corresponding to a maximum number of occurrences of an event during a time duration between two counter scans controlled by a scan control unit. Each delta-counter device has an input connected to receive a signal from an event source corresponding to an occurrence of the event, and an output connected to provide a delta-value representing an accumulated number of occurrences of the event to a delta-count update circuit. The delta-count update circuit is connected to the memory device and the counter scan control unit, and being arranged to receive the delta-value and an address of a corresponding counter-value, read the counter-value from the memory device, and provide an updated counter-value incremented by the delta-value to the memory device.
摘要翻译：计数器阵列系统包括具有用于存储反值的多个可寻址存储器位置的存储器件; 多个delta计数器装置。每个增量计数器装置可操作以在由扫描控制单元控制的两个计数器扫描之间的持续时间期间保持对应于事件的最大出现次数的最大增量值。每个增量计数器装置具有连接的输入端，用于接收与事件发生相对应的来自事件源的信号，以及连接的输出，以将代表事件发生次数的增量值提供给增量计数更新电路。增量计数更新电路连接到存储器件和计数器扫描控制单元，并且被布置为接收增量值和相应计数器值的地址，从存储器件读取反值，并提供更新的计数器值由增量值递增到存储器件。

6. 发明授权

US08848537B2 Token bucket management apparatus and method of managing a token bucket 有权
标题翻译：令牌桶管理装置和令牌桶的管理方法
公开(公告)号：US08848537B2
公开(公告)日：2014-09-30
申请号：US13582524
申请日：2010-03-22
申请人： Gil Moran , Mark Glazman , Adi Katz
发明人： Gil Moran , Mark Glazman , Adi Katz
IPC分类号： H04L12/26 , H04L12/851 , H04L12/801 , H04L12/819 , H04L12/70
CPC分类号： H04L47/2441 , H04L47/10 , H04L47/215 , H04L2012/5637
摘要： A token bucket management apparatus comprises a processing resource having an input for receiving profile data associated with a classified data stream. The processing resource also comprises an arithmetic unit arranged to maintain a bucket status value for a token bucket associated with the classified data stream. The arithmetic unit is a fixed point arithmetic unit that is arranged to maintain the bucket status value in accordance with a fixed point representation of non-integer numbers having a first accuracy. The arithmetic unit calculates a fixed point non-integer increment value in accordance with a fixed point representation of non-integer numbers having a second accuracy. The arithmetic unit is arranged to manipulate the calculated non-integer increment value so as to bring the second accuracy into agreement with the first accuracy, and to increment the bucket status value by the manipulated non-integer increment value.
摘要翻译：令牌桶管理装置包括具有用于接收与分类数据流相关联的简档数据的输入的处理资源。处理资源还包括一个算术单元，被配置为维持与分类数据流相关联的令牌桶的桶状态值。算术单元是固定点算术单元，其被配置为根据具有第一精度的非整数的固定点表示来维持桶状态值。算术单元根据具有第二精度的非整数的固定点表示来计算固定点非整数增量值。算术单元被配置为操纵计算的非整数增量值，以使第二精度与第一精度一致，并且通过操纵的非整数增量值来增加桶状态值。

7. 发明授权

US08694740B2 Area efficient counters array system and method for updating counters 有权
标题翻译：区域高效计数器阵列系统和更新计数器的方法
公开(公告)号：US08694740B2
公开(公告)日：2014-04-08
申请号：US13508091
申请日：2009-11-06
申请人： Gil Moran , Adi Katz
发明人： Gil Moran , Adi Katz
IPC分类号： G06F12/00
CPC分类号： G06F11/348 , G06F2201/86 , G06F2201/88 , Y02D10/34
摘要： A counters array system comprises a memory device having a plurality of addressable memory locations for storing counter-values; a plurality of delta-counter devices. Each delta-counter device is operable to hold a maximum delta-value corresponding to a maximum number of occurrences of an event during a time duration between two counter scans controlled by a scan control unit. Each delta-counter device has an input connected to receive a signal from an event source corresponding to an occurrence of the event, and an output connected to provide a delta-value representing an accumulated number of occurrences of the event to a delta-count update circuit. The delta-count update circuit is connected to the memory device and the counter scan control unit, and being arranged to receive the delta-value and an address of a corresponding counter-value, read the counter-value from the memory device, and provide an updated counter-value incremented by the delta-value to the memory device.
摘要翻译：计数器阵列系统包括具有用于存储反值的多个可寻址存储器位置的存储器件; 多个delta计数器装置。每个增量计数器装置可操作以在由扫描控制单元控制的两个计数器扫描之间的持续时间期间保持对应于事件的最大出现次数的最大增量值。每个增量计数器装置具有连接的输入端，用于接收与事件发生相对应的来自事件源的信号，以及连接的输出，以将代表事件发生次数的增量值提供给增量计数更新电路。增量计数更新电路连接到存储器件和计数器扫描控制单元，并且被布置为接收增量值和相应计数器值的地址，从存储器件读取反值，并提供更新的计数器值由增量值递增到存储器件。

8. 发明申请

US20120185730A1 DISTRIBUTED DEBUG SYSTEM 有权
标题翻译：分布式调试系统
公开(公告)号：US20120185730A1
公开(公告)日：2012-07-19
申请号：US13393589
申请日：2009-09-30
申请人： Gil Moran , Evgeni Ginzburg , Adi Katz , Erez Shaizaf
发明人： Gil Moran , Evgeni Ginzburg , Adi Katz , Erez Shaizaf
IPC分类号： G06F11/28
CPC分类号： G06F11/3648
摘要： A distributed debug system including processing elements connected to perform a plurality of processing functions on a received data unit, a debug trap unit, a debug trace dump logic unit, and a debug initiator unit is provided. At least two of the processing elements include a debug trap unit that has a first debug enable input and output, and a first debug thread. The first debug thread holds at least a first debug trap circuit having a match signal output connected to the first debug enable output. The first debug trap circuit filters a part of the data unit, compares a filtering result with a debug value, and provides a match signal to the match signal output. The debug trace dump logic unit dumps debug trace data to a buffer associated with the data unit on reception of a match event. The debug initiator unit includes a debug initiator output connected to the first debug enable input of the debug trap unit of one processing element, and a debug initiator input connected to the first debug enable output of the debug trap unit of another processing element.
摘要翻译：提供了一种分布式调试系统，包括连接以在接收的数据单元上执行多个处理功能的处理元件，调试陷阱单元，调试跟踪转储逻辑单元和调试发起者单元。至少两个处理元件包括具有第一调试使能输入和输出的调试陷阱单元和第一调试线程。第一调试线程至少保持具有连接到第一调试使能输出的匹配信号输出的第一调试陷阱电路。第一个调试陷波电路对数据单元的一部分进行滤波，将滤波结果与调试值进行比较，并将匹配信号提供给匹配信号输出。调试跟踪转储逻辑单元在接收到匹配事件时将调试跟踪数据转储到与数据单元相关联的缓冲器。调试启动器单元包括连接到一个处理单元的调试陷阱单元的第一调试使能输入的调试启动器输出以及连接到另一处理单元的调试陷阱单元的第一调试使能输出的调试启动器输入。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式