专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2008059799A Flat display 有权
标题翻译：平面显示
公开(公告)号：JP2008059799A
公开(公告)日：2008-03-13
申请号：JP2006232514
申请日：2006-08-29
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO
IPC分类号： H01J31/12 , H01J29/46 , H01J29/87
摘要： PROBLEM TO BE SOLVED: To provide a flat display which can reduce light leakage due to electron collision which occurs in a space between a gate electrode and an electric field control electrode.
SOLUTION: An intermediate rib 33 is formed wider than a width between neighboring gate electrodes 35 and bridges between the neighboring gate electrodes and presses down a cathode side rib 34 arranged together with the gate electrodes in a direction of a cathode electrode 13 (a base plate 11). In a normal direction of the base plate 11, the gate electrode 35 is pinched between the intermediate rib 33 and a base plate rib 12, and the cathode side rib 34 is pinched between the intermediate rib 33 and the cathode electrode 13.
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提供一种平面显示器，其可以减少在栅电极和电场控制电极之间的空间中发生的电子碰撞引起的漏光。解决方案：中间肋33形成得比邻近的栅极35之间的宽度和相邻的栅电极之间的宽度宽，并且沿阴极电极13的方向按压与栅电极一起排列的阴极侧肋34（基板11）。在基板11的法线方向上，栅电极35被夹在中间肋33和基板肋12之间，阴极侧肋34被夹在中间肋33和阴极13之间。版权所有（C）2008，JPO＆INPIT

2. 发明专利

JP2004193038A Flat display and drive circuit 有权
公开(公告)号：JP2004193038A
公开(公告)日：2004-07-08
申请号：JP2002361822
申请日：2002-12-13
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO
IPC分类号： H01J31/12 , G09G3/20 , G09G3/22
摘要： PROBLEM TO BE SOLVED: To provide a flat display and a drive circuit that can lower the voltage applied to the gate electrode.
SOLUTION: The flat display comprises a vacuum housing equipped with a front glass and a substrate opposed to the front glass, a cathode which is formed on the substrate and has a electron-emitting source, a hole for the electrons to pass through, a gate electrode substrate which is placed in the vacuum package and facing the substrate at an interval from the cathode, a fluorescent film and an anode electrode accumulated on the surface of the front glass in the package. The gate electrode substrate comprises an insulating substrate, a gate electrode formed on the insulator substrate, an insulating layer formed on the gate electrode, and an electric field control electrode formed on the insulating layer.
COPYRIGHT: (C)2004,JPO&NCIPI

3. 发明专利

JP2004119250A Flat display 有权
公开(公告)号：JP2004119250A
公开(公告)日：2004-04-15
申请号：JP2002282608
申请日：2002-09-27
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO
IPC分类号： H01J31/12
摘要： PROBLEM TO BE SOLVED: To provide a flat display such as an FED (Field Emission Display) formed so as not to receive a local large force on an insulating board on which a gate electrode film is formed, ensuring the connection of a lead wire and the gate electrode film, hardly generating a sage of conductive paste.
SOLUTION: A connecting hole 15 penetrating an insulating board is fitted at an end of the gate electrode film 11. A lead wire 16 is arranged between the insulating board and a glass substrate 1 so that side face parts of its tip are opposed to the connecting hole 15. The gate electrode film 11 and the lead wire 16 are connected by pouring in conductive paste 17 from the connecting hole 15 of the gate electrode film 11. The insulating board 10 placed on the top of an electron emission source 3. A thickness of the lead wire 16 is made almost equal to that of the electron emission source. A recessed part 18 is formed at the side faces of the tip of the lead wire 16 by half etching.
COPYRIGHT: (C)2004,JPO

4. 发明专利

JP2006164825A Method for manufacturing gate electrode structure and flat display 有权
标题翻译：制造门电极结构和平面显示的方法
公开(公告)号：JP2006164825A
公开(公告)日：2006-06-22
申请号：JP2004356510
申请日：2004-12-09
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , NAKAO TAKEYOSHI , KAMIMURA SASHIRO
IPC分类号： H01J9/02 , H01J29/04 , H01J31/12
摘要： PROBLEM TO BE SOLVED: To provide a method for manufacturing a gate electrode structure capable of achieving the equalization of luminance by a low drive voltage and a flat display. SOLUTION: A gate electrode 13 is formed by the flat plate of a conductor. Thus, the opening of the gate electrode 13 can be divided and can reduce the diameter of the opening of the gate electrode 13. As a result, the thickness of a second insulating layer 11 is made thin, that is, the distance between the gate electrode 13 and the cathode 110 can be shortened. As a result, the equalization of luminance can be achieved by a low drive voltage. COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：解决的问题：提供一种能够通过低驱动电压和平坦显示来实现亮度均衡的栅电极结构的制造方法。解决方案：栅电极13由导体的平板形成。因此，可以划分栅电极13的开口并且可以减小栅电极13的开口的直径。结果，使第二绝缘层11的厚度变薄，即栅极之间的距离可以缩短电极13和阴极110。结果，可以通过低驱动电压来实现亮度的均衡。版权所有（C）2006，JPO＆NCIPI

5. 发明专利

JP2005285613A Planar display, spacer structure of the planar display, and planar display manufacturing method 审中-公开
标题翻译：平面显示器，平面显示器的间隔结构和平面显示器制造方法
公开(公告)号：JP2005285613A
公开(公告)日：2005-10-13
申请号：JP2004099154
申请日：2004-03-30
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO , NAKAO TAKEYOSHI
IPC分类号： H01J9/24 , H01J29/87 , H01J31/12
摘要： PROBLEM TO BE SOLVED: To provide a planar display capable of realizing high luminance, a spacer structure of the planar display, and a planar display manufacturing method.
SOLUTION: A front glass structural body 1 has a front glass 103 which is made of low alkali sodium glass and whose at least a part has penetration property; a pair of fixed members 2 fixed in such a way that its side and its own axial line in the longitudinal direction are set to be parallel in the vicinity of both sides in the longitudinal direction on a face on an internal part side of an outer surrounding device of the front glass 103; holding members 3 fixed and nipped on respective fixed members 2; a plurality of spacers 4 held by the holding members 3; a red light-emitting phosphor membrane arranged in a region nipped by the spacers 4; a green light-emitting phosphor membrane and a blue light-emitting phosphor membrane; and a metal back membrane which serves as an anode formed, on a face on the internal part side of an outer surrounding device of these phosphor membranes.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供能够实现高亮度的平面显示器，平面显示器的间隔结构和平面显示器制造方法。解决方案：前玻璃结构体1具有由低碱钠玻璃制成的至少部分具有穿透特性的前玻璃103; 一对固定部件2，其固定方式使其侧面及其自身的长度方向的轴线在外周的内侧部分的面上在长度方向的两侧附近平行前玻璃103的装置; 保持构件3固定并夹在相应的固定构件2上; 由保持构件3保持的多个间隔件4; 布置在由间隔物4夹持的区域中的红色发光荧光膜; 绿色发光荧光体膜和蓝色发光荧光体膜; 以及在这些荧光膜的外周围装置的内侧的面上形成有用作阳极的金属背膜。版权所有（C）2006，JPO＆NCIPI

6. 发明专利

JP2007035494A Flat-surface display 审中-公开
标题翻译：平面显示
公开(公告)号：JP2007035494A
公开(公告)日：2007-02-08
申请号：JP2005218562
申请日：2005-07-28
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO
IPC分类号： H01J31/12 , H01J29/32
摘要： PROBLEM TO BE SOLVED: To provide a flat-surface display capable of preventing defective luminescence.
SOLUTION: A conductive member 12 is formed with a width larger than that of a black matrix 13. when an anode substrate 10 is observed from cathode substrate 100 side, both ends of the anode substrate 10 protrude from the black matrix 13. With this, a positive potential can be impressed on a planar electrode 302 in the vicinity of phosphor films 14R, 14G, 14B and a metal back film 15. Thus, even when the wire of the metal back film 15 is broken, the anode substrate 10 side can be set at a positive potential with respect to the planar electrode 302, so that electrons emitted from an electron passing hole can be accelerated toward the metal back film 15.
COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供能够防止有缺陷的发光的平面显示器。解决方案：导电构件12形成为具有比黑矩阵13的宽度更大的宽度。当从阴极基板100侧观察阳极基板10时，阳极基板10的两端从黑矩阵13突出。由此，可以在荧光体膜14R，14G，14B和金属背膜15附近的平面电极302上施加正电位。因此，即使当金属背膜15的线断裂时，阳极基板 10侧可以相对于平面电极302设定为正电位，使得从电子通过孔发射的电子可以朝向金属背膜15加速。（C）2007，JPO和INPIT

7. 发明专利

JP2006190533A Flat panel display, gate electrode structural, and its manufacturing method 有权
标题翻译：平板显示器，门电极结构及其制造方法
公开(公告)号：JP2006190533A
公开(公告)日：2006-07-20
申请号：JP2005000655
申请日：2005-01-05
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO
IPC分类号： H01J31/12 , H01J9/02 , H01J29/04 , H01J29/87
CPC分类号： H01J31/127 , H01J9/14 , H01J29/467
摘要： PROBLEM TO BE SOLVED: To provide a flat panel display capable of achieving high luminance, a gate electrode structure, and its manufacturing method. SOLUTION: A flat electrode 15 is formed from a flat plate of a conductor. Consequently, a gate rib 16 can be formed on the flat electrode 15, and a distance between a gate electrode 13 and a metal back film 106 forming a positive electrode can be lengthened. As a result, a high voltage can be applied on the metal back film 106, and thereby high luminance can be achieved. COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：解决的问题：提供能够实现高亮度的平板显示器，栅电极结构及其制造方法。解决方案：平板电极15由导体的平板形成。因此，可以在平坦电极15上形成栅极肋16，并且能够延长形成正极的栅电极13与金属背膜106之间的距离。结果，可以在金属背膜106上施加高电压，从而可以实现高亮度。版权所有（C）2006，JPO＆NCIPI

8. 发明专利

JP2004319211A Manufacturing method of electron emission source 有权
公开(公告)号：JP2004319211A
公开(公告)日：2004-11-11
申请号：JP2003110299
申请日：2003-04-15
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO , KURACHI HIROYUKI
IPC分类号： C01B31/02 , C23C16/26 , H01J1/304 , H01J9/02 , H01J9/04 , H01J9/12 , H01J29/46 , H01J31/12 , H01J63/02
CPC分类号： H01J63/02 , B82Y10/00 , B82Y30/00 , H01J9/025 , H01J31/123 , H01J2201/30469
摘要： PROBLEM TO BE SOLVED: To provide a manufacturing method of an electron emission source capable of providing stable emission. SOLUTION: After a coating 7 is formed by an electrodeposition method, a thermal CVD method or a spray method, the coating is irradiated with laser. Carbon nanotubes constituting the coating 7 are cut by the laser irradiation, and the density of the carbon nanotubes is optimized. By forming the coating 7 like that, stable emission can be provided from a cathode structure 5. COPYRIGHT: (C)2005,JPO&NCIPI

9. 发明专利

JP2003308797A Gate electrode structure and manufacturing method of electrode structure 审中-公开
标题翻译：电极结构的门电极结构与制造方法
公开(公告)号：JP2003308797A
公开(公告)日：2003-10-31
申请号：JP2002112374
申请日：2002-04-15
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO , SAKAMOTO SUSUMU
IPC分类号： H01J9/14 , H01J9/18 , H01J9/24 , H01J29/06 , H01J29/87 , H01J31/12
摘要： PROBLEM TO BE SOLVED: To lower a gate electrode driving voltage in a gate electrode structure for controlling electron emission of cathodes with a field emission type electron source, and to provide a gate electrode structure free from a risk of misregistration and easy to assemble.
SOLUTION: The gate electrode structure 120 comprises an insulating support 121 comprising a thick film insulator, and strip gate electrodes 122 fixed to the insulating support 121. The insulating support 121 comprises plate spacer parts 124, reinforcing walls 125 suspended from one side of the spacer parts 124 to enclose the gate electrodes 122, and column projections 126 suspended in a matrix of given pitches from the other side of the spacer parts 124. The spacer parts 124 are placed on the cathodes 110, and the projections 126 are inserted in through-holes 113 of the cathodes 110.
COPYRIGHT: (C)2004,JPO
摘要翻译：要解决的问题：为了降低用场致发射型电子源控制阴极的电子发射的栅电极结构中的栅电极驱动电压，并且提供一种栅极电极结构，没有发生不对准的风险，并且容易组装解决方案：栅电极结构120包括绝缘支撑件121，其包括厚膜绝缘体和固定到绝缘支撑件121的带状栅电极122.绝缘支撑件121包括板间隔件部分124，从一侧悬挂的加强壁125 间隔部分124包围门电极122和悬挂在间隔件124的另一侧的给定间距的矩阵中的柱突起126.间隔件124被放置在阴极110上，并且突起126被插入阴极110的通孔113中。（C）2004，JPO

10. 发明专利

JP2008071501A Fluorescent display device 审中-公开
标题翻译：荧光显示装置
公开(公告)号：JP2008071501A
公开(公告)日：2008-03-27
申请号：JP2006246453
申请日：2006-09-12
申请人： Noritake Co Ltd , 株式会社ノリタケカンパニーリミテド
发明人： YOTANI JUNKO , KAMIMURA SASHIRO
IPC分类号： H01J31/12 , H01J29/04 , H01J29/46 , H01J29/86
CPC分类号： H01J29/04 , H01J29/467 , H01J29/864 , H01J31/127 , H01J2329/04 , H01J2329/0494 , H01J2329/4604 , H01J2329/4613 , H01J2329/8625
摘要： PROBLEM TO BE SOLVED: To restrain generation of abnormal dots which always emit light at operation, and also, to restrain abnormal vibrations of an electrode part to be a cathode.
SOLUTION: Conductive layers 109 are provided between electrode parts 131 and substrates 101, respectively, so as to restrain static charge between the substrate 101 and the electrode part 131. Each conductive layer 109 is extended and formed in the same direction as a substrate rib 102 and an electron emission source 103, and also, arranged between adjoining substrate ribs 102. Further, each conductive layer 109 is insulated and separated, respectively. The conductive layer 109 may be structured of a conductive material such as aluminum, and ITO (Indium-Tin-Oxide). A thickness of the layer may be formed in a range from several μm to several tens of μm.
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：为了抑制操作时总是发光的异常点的产生，并且抑制作为阴极的电极部件的异常振动。解决方案：导电层109分别设置在电极部131和基板101之间，以便抑制基板101和电极部131之间的静电。每个导电层109沿与衬底肋102和电子发射源103，并且还布置在相邻的衬底肋102之间。此外，每个导电层109分别绝缘和分离。导电层109可以由诸如铝的导电材料和ITO（铟锡氧化物）构成。该层的厚度可以形成在几μm至几十μm的范围内。版权所有（C）2008，JPO＆INPIT

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式