会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • System for automatic generation of suitable voltage source on motherboard
    • 在主板上自动生成合适电压源的系统
    • US06498759B2
    • 2002-12-24
    • US09752119
    • 2000-12-29
    • Nai-Shung ChangChing-Fu ChuangHsiu-Wen Ho
    • Nai-Shung ChangChing-Fu ChuangHsiu-Wen Ho
    • G11C700
    • G06F1/26G11C5/04G11C5/06G11C5/14G11C5/143G11C8/06H05K1/0246H05K1/0262H05K1/14H05K1/141H05K2201/044H05K2201/10022H05K2201/10159
    • A system can produce a suitable voltage for powering the memory modules plugged into the memory module slots of a motherboard. A power-good signal is issued when the motherboard is powered up. A power safety device on the motherboard then issues a 2.5V to the memory module slot. If DDR DRAM type of memory modules are not detected after a while, the power safety device will turn off the 2,5V supply and provide a 3.3V, which is suitable for SDRAM type memory modules.This invention avoids sending a 3.3V to DDR DRAM modules, thereby burning the memory chip. The presence of DDR DRAM modules can be detected by a general-purpose purpose input/output port through accessing the recorded data in the EEPROM of the memory module. Alternatively, memory module type can be determined by sending out a low-current pulse signal to the memory module slot. Hence, a suitable voltage source is automatically provided to power the memory modules in the slots.
    • 系统可以产生合适的电压,用于为插入主板的存储器模块槽中的存储器模块供电。 主板上电时发出电源良好信号。 主板上的电源安全设备然后向内存模块插槽发出2.5V电压。 如果DDR DRAM类型的存储器模块一段时间没有被检测到,电源安全设备将关闭2,5V电源并提供3.3V,这适用于SDRAM型存储器模块。本发明避免了将3.3V发送到DDR DRAM模块,从而烧录存储芯片。 通过访问存储器模块的EEPROM中的记录数据,可以通过通用目的输入/输出端口来检测DDR DRAM模块的存在。 或者,可以通过向存储器模块插槽发送低电流脉冲信号来确定存储器模块类型。 因此,自动提供合适的电压源来为插槽中的存储器模块供电。
    • 2. 发明授权
    • Trace layout of a printed circuit board with AGP and PCI slots
    • 具有AGP和PCI插槽的印刷电路板的跟踪布局
    • US06384346B1
    • 2002-05-07
    • US09688037
    • 2000-10-12
    • Nai-Shung ChangChing-Fu ChuangHsiu-Wen HoChia-Hsing YuoShu-Hui Chen
    • Nai-Shung ChangChing-Fu ChuangHsiu-Wen HoChia-Hsing YuoShu-Hui Chen
    • H01R909
    • H05K7/1459H05K1/0216H05K2201/044H05K2201/09236
    • A trace layout of a printed circuit board (PCB) is provided with a north bridge, at least a peripheral component interconnect (PCI) slot, and an accelerate graphics port (AGP) slot. The PCB includes at least a first trace layer and a second trace layer under the first trace layer. The AGP slot is mounted between the north bridge and the PCI slot. The PCB further includes a number of first traces, and a number of second traces. The first traces are used for connecting the north bridge to the PCI slot while the second traces are used to connect the north bridge to the AGP slot. Some of the first traces are on the second trace layer under the AGP slot, while the other of the first traces are on the first trace layer or the second trace layer and trace aside the AGP slot. Most of the second traces are on the first trace layer and the other of the second traces are on the second trace layer.
    • 印刷电路板(PCB)的迹线布局提供有北桥,至少外围组件互连(PCI)插槽和加速图形端口(AGP)插槽。 PCB包括至少第一迹线层和第一迹线层下的第二迹线层。 AGP插槽安装在北桥和PCI插槽之间。 PCB还包括多个第一迹线和多个第二迹线。 第一条迹线用于将北桥连接到PCI插槽,而第二条路径用于将北桥连接到AGP插槽。 一些第一个迹线位于AGP插槽下的第二个跟踪层上,而第一个迹线中的另一个迹线位于第一个跟踪层或第二个跟踪层上,并跟踪AGP插槽。 大多数第二迹线位于第一迹线层上,而第二迹线中的另一条迹线位于第二迹线层上。
    • 3. 发明授权
    • Dual processor adapter card
    • 双处理器适配卡
    • US06554195B1
    • 2003-04-29
    • US09422020
    • 1999-10-20
    • Nai-Shung ChangLie-Wen ChenChing-Fu ChuangChia-Hsing Yu
    • Nai-Shung ChangLie-Wen ChenChing-Fu ChuangChia-Hsing Yu
    • G06K1906
    • G06F1/185G06F1/184G06F1/186H05K1/023H05K1/0262H05K1/117H05K1/141H05K3/368H05K7/1092H05K2201/10022H05K2201/10196H05K2201/10325H05K2201/10689
    • A dual processor adapter card with a plurality of electrical pins for inserting into a processor slot on a mainboard by which the adapter card is electrically coupled to the mainboard. There is a first and a second processor socket on the adapter card for carrying a first and a second processor respectively. The first and the second processor socket each has a plurality of corresponding pins, a portion of the pins of the first and the second processor socket corresponds to a portion of the electrical pins. Corresponding pins are coupled together. Furthermore, each of the pins that act as a terminal lead in the first and the second processor socket is connected to a pull-up resistor, and the pull-up resistor is connected to a terminal voltage. In addition, a zero-delay buffer for synchronizing clock pulse signals and a voltage regulator for regulating a power voltage into a suitable working voltage are mounted on the adapter card and coupled to the first and the second processor socket respectively.
    • 一种双处理器适配器卡,其具有多个电引脚,用于插入到主板上的处理器插槽中,通过该处理器插槽将适配器卡电耦合到主板。 适配器卡上有一个第一和第二个处理器插座,分别用于承载第一和第二处理器。 第一和第二处理器插座各自具有多个对应的引脚,第一和第二处理器插座的一部分引脚对应于电引脚的一部分。 相应的引脚耦合在一起。 此外,在第一和第二处理器插座中用作端子引线的每个引脚连接到上拉电阻器,并且上拉电阻器连接到端子电压。 此外,用于将时钟脉冲信号同步的零延迟缓冲器和用于将电源电压调节到合适工作电压的电压调节器分别安装在适配器卡上并分别耦合到第一和第二处理器插槽。
    • 5. 发明授权
    • Control circuit and chipset on motherboard for saving terminal resistors and method for realizing the same
    • 主板上的控制电路和芯片组用于节省端子电阻及实现方法
    • US06563338B2
    • 2003-05-13
    • US09921950
    • 2001-08-03
    • Ching-Fu ChuangNai-Shung Chang
    • Ching-Fu ChuangNai-Shung Chang
    • H03K1716
    • H03K19/01721H03K19/0016
    • A control circuit, a chipset and a method capable of saving the terminal resistors on a motherboard. Through the determination of connection of a pull-up enable line to a first voltage source Vdd via a resistor, an equivalent resistance is set between the source terminal and the drain terminal of a field effect transistor. The equivalent resistance is almost identical to the terminal resistor and hence can replace the resistor on the motherboard. When the pull-up enable line is connected to the first voltage source Vdd via a resistor, an equivalent resistance of about 45-60&OHgr; is established between the source and drain terminal of the field effect transistor. The equivalent resistance is connected in parallel with an input/output pad and a second voltage source Vtt to replace the original externally connected terminal resistor rt2 at the other end of the bus. If the pull-up enable line is not connected to a first voltage source Vdd via a resistor, the field effect transistor is cut off and an infinite equivalent resistance is created between the source and the drain terminal. The infinite resistance is connected in parallel between the input/output pad and the second voltage source Vtt. The infinite equivalent resistance has little effect on any externally connected terminal resistor rt2 at the other end of the bus. Hence, through enabling or disabling the pull-up enable line, manufacturers are free to choose whether to save output power to the terminal resistor rt2 at the other end of the bus or not.
    • 一种控制电路,芯片组和能够在主板上保存终端电阻的方法。 通过经由电阻器确定上拉使能线与第一电压源Vdd的连接,在场效应晶体管的源极端子和漏极端子之间设置等效电阻。 等效电阻几乎与端子电阻相同,因此可以替代主板上的电阻。 当上拉使能线通过电阻连接到第一电压源Vdd时,在场效应晶体管的源极和漏极端之间建立约45-60OMEGA的等效电阻。 等效电阻与输入/输出焊盘和第二电压源Vtt并联连接,以替代总线另一端的原始外部连接的端子电阻器rt2。 如果上拉使能线路没有通过电阻器连接到第一电压源Vdd,则场效应晶体管被切断,并且在源极和漏极端子之间产生无限等效电阻。 无限电阻在输入/输出焊盘和第二电压源Vtt之间并联连接。 无限等效电阻对总线另一端的任何外部连接的端子电阻rt2几乎没有影响。 因此,通过启用或禁用上拉使能线,制造商可以自由选择是否将总线的另一端的终端电阻rt2的输出功率节省。
    • 8. 发明申请
    • METHOD FOR REDUCING POWER CONSUMPTION OF A COMPUTER SYSTEM IN THE WORKING STATE
    • 降低工作状态下计算机系统功耗的方法
    • US20070288782A1
    • 2007-12-13
    • US11423722
    • 2006-06-13
    • Nai-Shung ChangChia-Hsing Yu
    • Nai-Shung ChangChia-Hsing Yu
    • G06F1/00
    • G06F1/324G06F1/3225G06F1/3296Y02D10/126Y02D10/172
    • A method for reducing power consumption of a computer system in a working state is provided. The computer system comprises a processor, a memory and a chipset, and the processor is connected with the chipset through a processor bus. The method comprises classifying the power saving level of the computer system into a predetermined number of power saving modes, checking at least one power saving mode transition condition to determine whether to automatically raise the power saving mode of the computer system, and raising the power saving mode of the computer system by lowering a first voltage supply level of the chipset and a second voltage supply level of the memory and decreasing a first working frequency of the processor bus and a second working frequency of the memory. The power consumption of the computer system is further reduced in comparison with a normal working state when the power saving mode of the computer system is further raised.
    • 提供了一种降低处于工作状态的计算机系统的功耗的方法。 计算机系统包括处理器,存储器和芯片组,并且处理器通过处理器总线与芯片组连接。 该方法包括将计算机系统的省电水平分为预定数量的省电模式,检查至少一个省电模式转换条件,以确定是否自动提高计算机系统的省电模式,并提高节电 通过降低芯片组的第一电压供应电平和存储器的第二电压供应电平并降低处理器总线的第一工作频率和存储器的第二工作频率来实现计算机系统的模式。 当计算机系统的省电模式进一步提高时,与正常工作状态相比,计算机系统的功耗进一步降低。