专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPS52126104A COMMUNICATION CIRCUIT LEADING IN SYSTEM OF DATA 失效
公开(公告)号：JPS52126104A
公开(公告)日：1977-10-22
申请号：JP4273376
申请日：1976-04-15
申请人： NIPPON ELECTRIC CO
发明人： INOUE KATSUHIKO , UNZAI MINORU
IPC分类号： H04M11/06 , H04L12/26 , H04M11/00
摘要： PURPOSE:To attempt the elevation of reliability of the device, making it possible to use the relay whose contact capacity is a little, by realizing that the changeover of the relay contact for leading in test is made when there is no signal source.

2. 发明专利

JPS56107790A DRIVING METHOD OF DC MOTOR 失效
公开(公告)号：JPS56107790A
公开(公告)日：1981-08-26
申请号：JP693780
申请日：1980-01-25
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO
发明人： SHIMOYAMA NORIO , YAMAMOTO SEIJI , IKEDA YASUHISA , SEYA SHIYOUJI , INOUE KATSUHIKO
IPC分类号： H02P7/288 , H02P7/29 , H02P7/293 , H02P5/16
摘要： PURPOSE:To improve the starting and stopping characteristics of the Dc motor and to reduce the heat of the transistor by conducting the power transistor when the rotary position feedback pulse is delayed from the reference input pulse and conducting the brake transistor when it is advanced. CONSTITUTION:The output of a rotary angle detector 5 connected directly to the motor 4 is shaped by a waveform shaper 6 to obtain a feedback pulse fFB, which is compared in phase with a reference input pulse fIN by a tertiary phase comparator 7. The comparator 7 produces a positive output when the phase of the feedback pulse fFB is lag from the input pulse fIN and a negative output when it is lead therefrom. A power transistor 10 is connected through the first level discriminator 8 conducted when the output is positive to the output side of the comparator 7, and a brake transistor 11 is connected through the second level discriminator 9 conducted when the output is negative thereto.

3. 发明专利

JPS5627372A THERMAL PRINTER 失效
公开(公告)号：JPS5627372A
公开(公告)日：1981-03-17
申请号：JP10264379
申请日：1979-08-10
申请人： NIPPON ELECTRIC CO
发明人： INOUE KATSUHIKO , MIYANO SOUICHIROU
IPC分类号： B41J2/38 , B41J2/365
摘要： PURPOSE:To obtain the captioned device whereby the shading of printed letters under the influence of the ambient temperature of a thermal head can be eliminated by adding a preliminarily-heating circuit for the thermal head and thereby keeping the thermal head at higher temperature than the ambient. CONSTITUTION:When an inversion signal for a printing signal and a certain repetition signal therefor being inputted, a driving circuit is turned on by the printing signal from a control circuit 4, prepared by an AND circuit, and thereby the thermal head 1 is electrified for printing. While the printing is not performed, the transistor Q0 of a preliminarily-heating circuit 3 for the thermal head is turned on by an AND output from the control circuit 4 to electrify the thermal head through a resister R and a diode D, thus the thermal head 1 being kept at higher temperature than the ambient temperature. This temperature of the thermal head can be set easily at an optional value lower than the heat-sensing temperature of the heat-sensitive paper for the printer by increasing or decreasing a supply current through adjustment of the resister R.

4. 发明专利

JPS54152949A PHASE SYNCHRONOUS OSCILLATION CIRCUIT 失效
公开(公告)号：JPS54152949A
公开(公告)日：1979-12-01
申请号：JP6264678
申请日：1978-05-24
申请人： NIPPON ELECTRIC CO
发明人： INOUE KATSUHIKO
IPC分类号： H03L7/18 , H03L7/093 , H03L7/10 , H03L7/199
摘要： PURPOSE:To shorten the synchronization time and to stabilize an oscillation frequency by using a phase comparator circuit, an up-down counter, a D/A converter, an oscillation circuit, a N-scale counter, and a setting circuit. CONSTITUTION:Once synchronization start signal B is applied to terminal Y, setting circuit 6 generates signal by input signal A applied to terminal X, up-down counter IC0 is set according to states of input terminals D0 to D3, and N-scale counter 5 is reset. Corresponding to input clocks, counter IC0 outputs output states of 2 , 2 , 2 , and 2 from output terminals Q to Q3. According to the number of input clocks, D/A converter circuit 3 develops analog voltage F, and resistances R0 to R10 are set so as to make voltage-control crystal oscillation circuit 4 oscillate at a fixed frequency, thereby shortening the synchronization time. The oscillation output is counted down by counter 5 and compared by phase comparator 1 with input signal A and signals D and E are generated depending upon the value of the frequency to let counter IC0 cout down or up, thereby controlling the frequency by the corresponding output voltage of circuit 3.

5. 发明专利

JPS5480609A COMMUNICATION CURRENT SUPPLY CIRCUIT 失效
公开(公告)号：JPS5480609A
公开(公告)日：1979-06-27
申请号：JP14842777
申请日：1977-12-10
申请人： NIPPON ELECTRIC CO
发明人： INOUE KATSUHIKO
IPC分类号： H04M19/00
摘要： PURPOSE:To enable to use the constant current supply circuit with no adjustment, by providing the current balancing circuit consisting of photo couplers with the call current supply circuit of the telephone exchanger. CONSTITUTION:The current balance circuit C is connected between the floating type constant circuits A and B. When the value of the resistors R8 to R11 for the circuit C is taken equal, the voltage VXY across the diode of the photo coupler PC1 is VXY=(VB-VA)/2 and this is the voltage differenc of the floating constant current circuit (where; VA and VB are constant current operating voltage of the constant current circuits A and B). When a current flows to the transistor PC1 with this difference voltage, and it flows to the floating constant circuit B. Whith this current increase, the operating point of the floating constant current circuit A passes through the saturation and the voltage of VA is increased, and balancing is obtained at the point where VA=VB in the constant current region.

6. 发明专利

JPS5237480A FREQUENCY DETECTION CIRCUIT 失效
公开(公告)号：JPS5237480A
公开(公告)日：1977-03-23
申请号：JP11322775
申请日：1975-09-19
申请人： NIPPON ELECTRIC CO
发明人： HAYASHI TAKAO , INOUE KATSUHIKO
IPC分类号： G01R23/15 , G01R23/10
摘要： PURPOSE:A frequency detection circuit which can be composed by the use of a high accuracy oscillator and ordinal digital ICs, is able to make highly accurate frequency detection and is suited for smaller sizes.

7. 发明专利

JPS51150215A BUS SIGNAL RECEIVING SYSTEM 失效
公开(公告)号：JPS51150215A
公开(公告)日：1976-12-23
申请号：JP7367175
申请日：1975-06-19
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO , HITACHI LTD , FUJITSU LTD
发明人： TAKEI TADASHI , KAWANOBE TADASHI , INOUE KATSUHIKO , YAMADA TOMOHISA , OBARA SHINICHIROU
IPC分类号： H04L25/02 , H04L12/40
摘要： PURPOSE:A bus signal receiving system capable of receiving a high velocity signal which passes through a bus transmission way connected with a transmission-reception circuit.

8. 发明专利

JPS54152901A LIGHT COMMUNICATION UNIT 失效
公开(公告)号：JPS54152901A
公开(公告)日：1979-12-01
申请号：JP6265178
申请日：1978-05-24
申请人： NIPPON ELECTRIC CO
发明人： INOUE KATSUHIKO
IPC分类号： H04B10/60 , H04B10/00 , H04B10/40 , H04B10/50 , H04B10/524 , H04L25/49
摘要： PURPOSE:To increase a S/N ratio by eliminating a waste of received energy, by equipping a light communication unit with a pulse-width limiting circuit which limits pulses to a width needed to operate a receiving FF provided to the reception side. CONSTITUTION:In the light communication unit, photo signals generated by driver circuits 1 and 2 and light emitting elements 3 and 4 are combined by optical fibers 5 and 6, and the photo signals are transmitted through optical fibers 5 and 6 to receiving elements 7 and 8 at the reception side, whose outputs are sent out via level converter circuits 11 and 12. At the transmission side, pulse-width limiting circuit 41 is provided which limits pulses to a width needed to operate FF42 receives the outputs of level converter circuits 11 and 12 at the reception side. This limiting circuit 41 is provided between the 1st and 2nd gate input terminals (a) to (d) for data and clocks, and driver circuits 1 and 2 at the transmission side so as to avoid a waste of received energy, thereby increasing the S/N ratio.

9. 发明专利

JPS53141551A BALANCING TRANSMITTER CIRCUIT 失效
公开(公告)号：JPS53141551A
公开(公告)日：1978-12-09
申请号：JP5600877
申请日：1977-05-17
申请人： NIPPON ELECTRIC CO
发明人： INOUE KATSUHIKO
IPC分类号： H03H7/00 , H04B3/46 , H04B3/493 , H04L25/02 , H04L25/08
摘要： PURPOSE:To attain accurate signal transmission without any reception error by obtaining a balancing transmitter circuit which defined the reception output even in case of trouble and causes no variation in pulse width, by adding a reference power supply, comparator circuit and AND gate.

10. 发明专利

JPS53109403A DISTORTION REJECTOR FOR TIME SHARING DATA 失效
公开(公告)号：JPS53109403A
公开(公告)日：1978-09-25
申请号：JP2460677
申请日：1977-03-07
申请人： NIPPON ELECTRIC CO
发明人： HAYASHI TAKAO , INOUE KATSUHIKO , ARIMA TOSHIHIRO
IPC分类号： H04L25/40 , H04J3/00 , H04L25/03
摘要： PURPOSE:To reduce the hardware due to common use of circuit and to eanble the distortion in various lines to be rejected economically, by providing the distortion rejection circuit with the highway between the exchanger and the multiplexer.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式