专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP0482845A3 Digital-to-analog converting unit with improved linearity 失效
标题翻译：数字模拟转换单元具有更高的线性度
公开(公告)号：EP0482845A3
公开(公告)日：1994-01-12
申请号：EP91309667.3
申请日：1991-10-18
申请人： NEC CORPORATION
发明人： Ogawara, Takeshi, c/o NEC Corporation
IPC分类号： H03M1/74
CPC分类号： H03M1/0651 , H03M1/685 , H03M1/747
摘要： A digital-to-analog converting unit decodes a digital input signal into a decoded signal, and selectively allows constant-current cells (C11 to C7m) arranged in matrix to supply unit currents for producing an analog output signal, wherein a decoding circuit (12b) incorporated in the digital-to-analog converting unit sequentially selects the constant-current cells in such a manner that insufficient increment of current produced by one of the constant-current-cells (C51) cancels out excessive increment of current produced by another constant-current cell (C31) so that the analog output signal is improved in linearity.
摘要翻译：数字 - 模拟转换单元将数字输入信号解码为解码信号，并且选择性地允许以矩阵排列的恒定电流单元（C11至C7m）提供用于产生模拟输出信号的单位电流，其中解码电路（12b ）以数字 - 模拟转换单元中的一个恒流单元（C51）产生的电流增量不足以抵消由另一常数产生的电流的过度增加的方式顺序选择恒流单元 - 电流单元（C31），以便模拟输出信号的线性度得到改善。

2. 发明公开

EP0488282A2 Digital-to-analog converter with conversion error compensation 失效
标题翻译： Digital-Analogwandler mit Wandlungsfehlerskompensation。
公开(公告)号：EP0488282A2
公开(公告)日：1992-06-03
申请号：EP91120393.3
申请日：1991-11-28
申请人： NEC CORPORATION
发明人： Ogawara, Takeshi, c/o NEC Corporation , Takiguchi, Tomio, c/o NEC Corporation
IPC分类号： H03M1/66 , H03M1/06
CPC分类号： H03M1/1047 , H03M1/66
摘要： A digital-to-analog converter having a main analog conversion part which carries out digital to analog conversion of input digital signals, an auxiliary analog conversion part which compensates the digital-to-analog conversion error, a memory circuit which accumulates the compensation data for compensating the conversion error, a register circuit which inputs the output signal of the memory circuit, and a matrix switching circuit which selects the output signal of the register circuit by means of the higher order bits of the input digital signal.
Prior to the start of the digital-to-analog conversion operation the compensation data accumulated in the memory circuit are transferred to the register circuit. Later, at the time of the digital to analog conversion operation the matrix switching circuit is controlled by means of the higher order bits of the input digital signal, selects the data held in the register circuit, and carries out the compensation of the error in the analog conversion.
摘要翻译：一种数模转换器，具有执行输入数字信号的数模转换的主模拟转换部分，补偿数模转换误差的辅助模拟转换部分，累积补偿数据的存储电路，补偿转换误差，输入存储器电路的输出信号的寄存器电路以及通过输入数字信号的高位选择寄存器电路的输出信号的矩阵切换电路。在开始数模转换操作之前，累积在存储器电路中的补偿数据被传送到寄存器电路。之后，在数模转换操作时，通过输入数字信号的高位来控制矩阵切换电路，选择保存在寄存器电路中的数据，并对其中的误差进行补偿模拟转换。

3. 发明授权

EP0488282B1 Digital-to-analog converter with conversion error compensation 失效
标题翻译：数字到模拟转换器转换误差补偿
公开(公告)号：EP0488282B1
公开(公告)日：1998-02-11
申请号：EP91120393.3
申请日：1991-11-28
申请人： NEC CORPORATION
发明人： Ogawara, Takeshi, c/o NEC Corporation , Takiguchi, Tomio, c/o NEC Corporation
IPC分类号： H03M1/66 , H03M1/06
CPC分类号： H03M1/1047 , H03M1/66

4. 发明公开

EP0488282A3 Digital-to-analog converter with conversion error compensation 失效
标题翻译：具有转换错误补偿的数字到模拟转换器
公开(公告)号：EP0488282A3
公开(公告)日：1994-11-09
申请号：EP91120393.3
申请日：1991-11-28
申请人： NEC CORPORATION
发明人： Ogawara, Takeshi, c/o NEC Corporation , Takiguchi, Tomio, c/o NEC Corporation
IPC分类号： H03M1/66 , H03M1/06
CPC分类号： H03M1/1047 , H03M1/66
摘要： A digital-to-analog converter having a main analog conversion part which carries out digital to analog conversion of input digital signals, an auxiliary analog conversion part which compensates the digital-to-analog conversion error, a memory circuit which accumulates the compensation data for compensating the conversion error, a register circuit which inputs the output signal of the memory circuit, and a matrix switching circuit which selects the output signal of the register circuit by means of the higher order bits of the input digital signal. Prior to the start of the digital-to-analog conversion operation the compensation data accumulated in the memory circuit are transferred to the register circuit. Later, at the time of the digital to analog conversion operation the matrix switching circuit is controlled by means of the higher order bits of the input digital signal, selects the data held in the register circuit, and carries out the compensation of the error in the analog conversion.

5. 发明公开

EP0482845A2 Digital-to-analog converting unit with improved linearity 失效
标题翻译： Digital-Analogwandler mit verbesserterLinearität。
公开(公告)号：EP0482845A2
公开(公告)日：1992-04-29
申请号：EP91309667.3
申请日：1991-10-18
申请人： NEC CORPORATION
发明人： Ogawara, Takeshi, c/o NEC Corporation
IPC分类号： H03M1/74
CPC分类号： H03M1/0651 , H03M1/685 , H03M1/747
摘要： A digital-to-analog converting unit decodes a digital input signal into a decoded signal, and selectively allows constant-current cells (C11 to C7m) arranged in matrix to supply unit currents for producing an analog output signal, wherein a decoding circuit (12b) incorporated in the digital-to-analog converting unit sequentially selects the constant-current cells in such a manner that insufficient increment of current produced by one of the constant-current-cells (C51) cancels out excessive increment of current produced by another constant-current cell (C31) so that the analog output signal is improved in linearity.
摘要翻译：数模转换单元将数字输入信号解码为解码信号，并且选择性地允许以矩阵布置的恒流单元（C11至C7m）以提供用于产生模拟输出信号的单位电流，其中解码电路（12b ）顺序地选择恒流单元，使得由恒流单元（C51）之一产生的电流的增加不足以抵消由另一恒定电流产生的电流的过度增量（C31），使得模拟输出信号线性提高。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式