会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • METHODS AND SYSTEMS FOR PROGRAM ANALYSIS AND PROGRAM CONVERSION
    • 程序分析和程序转换的方法和系统
    • US20120185859A1
    • 2012-07-19
    • US13389134
    • 2010-08-05
    • Motofumi KashiwayaMutsuhiro OhmoriKurniawan Warih
    • Motofumi KashiwayaMutsuhiro OhmoriKurniawan Warih
    • G06F9/46
    • G06F9/3832G06F9/30076G06F9/3808G06F9/381
    • History memory 430 correlates the input values and execution result of a function for each piece of function identification information, and holds as an execution history. A command decoder 320 supplies function identification information included in a previous notice command for predicting the function from a fetch unit 310 to an execution history search unit 410. Also, the command decoder 320 causes the execution history search unit 410 to obtain the input value output from an input selecting unit 332 based on, of commands to be read out after the previous notice command, an input value setting command for setting a function input value. The execution history search unit 410 searches an execution history agreeing with the obtained identification information and input values thereof before a function call-up command. An execution result output unit 420 outputs the execution result detected by the execution history search unit 410 to an executing unit 330. The fetch unit 310 reads out a command to be read out following the function.
    • 历史存储器430将每个功能识别信息的功能的输入值和执行结果相关联,并保持为执行历史。 命令解码器320将包括在先前通知命令中的功能识别信息提供给执行历史搜索单元410.此外,命令解码器320使得执行历史搜索单元410获得输入值输出 从输入选择单元332基于在先前通知命令之后要读出的命令,输入用于设置功能输入值的输入值设置命令。 执行历史搜索单元410在功能调用命令之前搜索与获得的识别信息一致的执行历史及其输入值。 执行结果输出单元420将由执行历史搜索单元410检测到的执行结果输出到执行单元330.读取单元310读出在该功能之后要读出的命令。
    • 5. 发明授权
    • Semiconductor integrated circuit
    • 半导体集成电路
    • US07411412B2
    • 2008-08-12
    • US11499730
    • 2006-08-07
    • Tomofumi ArakawaMutsuhiro Ohmori
    • Tomofumi ArakawaMutsuhiro Ohmori
    • H03K19/003G06F7/38
    • H03K19/00392
    • A semiconductor integrated circuit including: N modules set in their functions in accordance with input function setting data, a circuit block having R number of I/O parts, and a module selection part for selecting R number of modules from among the N number of modules connecting the selected R number of modules and R number of I/O parts of the circuit block and connecting one module selected from among at least two modules to each of the R number of I/O parts. Each of the R number of I/O parts has a data holding part for holding a function setting data and inputting the held function setting data to the destination module, and N modules are able to replace functions of each other when the input function setting data are the same.
    • 一种半导体集成电路,包括:根据输入功能设置数据设置其功能的N个模块,具有R个I / O部分的电路块,以及用于从N个模块中选择R个模块的模块选择部分 连接所选择的R个模块和R个电路块的I / O部分,并将从至少两个模块中选出的一个模块连接到R个I / O部分中的每一个。 R个I / O部分中的每一个具有用于保持功能设置数据并将保持的功能设置数据输入到目的地模块的数据保持部分,并且当输入功能设置数据时,N个模块能够替换彼此的功能 是相同的。
    • 6. 发明申请
    • Semiconductor integrated circuit
    • 半导体集成电路
    • US20070057690A1
    • 2007-03-15
    • US11499730
    • 2006-08-07
    • Tomofumi ArakawaMutsuhiro Ohmori
    • Tomofumi ArakawaMutsuhiro Ohmori
    • H03K19/003
    • H03K19/00392
    • A semiconductor integrated circuit including: N modules set in their functions in accordance with input function setting data, a circuit block having R number of I/O parts, and a module selection part for selecting R number of modules from among the N number of modules connecting the selected R number of modules and R number of I/O parts of the circuit block and connecting one module selected from among at least two modules to each of the R number of I/O parts. Each of the R number of I/O parts has a data holding part for holding a function setting data and inputting the held function setting data to the destination module, and N modules are able to replace functions of each other when the input function setting data are the same.
    • 一种半导体集成电路,包括:根据输入功能设置数据设置其功能的N个模块,具有R个I / O部分的电路块,以及用于从N个模块中选择R个模块的模块选择部分 连接所选择的R个模块和R个电路块的I / O部分,并将从至少两个模块中选出的一个模块连接到R个I / O部分中的每一个。 R个I / O部分中的每一个具有用于保持功能设置数据并将保持的功能设置数据输入到目的地模块的数据保持部分,并且当输入功能设置数据时,N个模块能够替换彼此的功能 是相同的。
    • 9. 发明申请
    • Shared memory device
    • 共享内存设备
    • US20080071996A1
    • 2008-03-20
    • US11892722
    • 2007-08-27
    • Mutsuhiro OhmoriMotofumi Kashiwaya
    • Mutsuhiro OhmoriMotofumi Kashiwaya
    • G06F13/14
    • G06F13/4022
    • A shared memory device is disclosed which includes: a plurality of processor elements; a plurality of memory modules configured to be accessible by the plurality of processor elements; and a connection device configured to enable a specific processor element out of the plurality of processor elements to access a specific memory module out of the plurality of memory modules; wherein the plurality of processor elements are allowed to access via the connection device a plurality of memory systems each constituted by at least one memory module; and wherein each of the plurality of memory systems accessible by different processor elements allows the plurality of memory modules to be partially shared and accessed by the different processor elements.
    • 公开了一种共享存储器件,其包括:多个处理器元件; 多个存储器模块,被配置为可被所述多个处理器元件访问; 以及连接装置,被配置为使得所述多个处理器元件中的特定处理器元件能够访问所述多个存储器模块中的特定存储器模块; 其中所述多个处理器元件被允许经由所述连接装置访问各自由至少一个存储器模块构成的多个存储器系统; 并且其中由不同处理器元件访问的多个存储器系统中的每一个允许所述多个存储器模块被不同的处理器元件部分地共享和访问。
    • 10. 发明授权
    • Graphics plotting apparatus
    • 图形绘图仪
    • US06992664B2
    • 2006-01-31
    • US09796901
    • 2001-02-28
    • Mutsuhiro Ohmori
    • Mutsuhiro Ohmori
    • G06T15/00G06T13/14G09G5/00
    • G09G5/39G09G5/363
    • A graphics plotting apparatus which can realize both optimum division of a processing system into blocks and optimum arrangement of the blocks and can be augmented in terms of the performance for a three-dimensional graphics plotting process. The graphics plotting apparatus includes a logic circuit block and a memory block having a capacity sufficient to store display data to be displayed. Both blocks are built in the same chip. An input buffer having a capacity for more than one apex of a three-dimensional graphics plotting primitive is provided, and an interface for transfer of data to and from the outside and the input buffer are arranged on one side of the logic circuit block. A DDA setup circuit is arranged adjacent the input buffer, and a triangle DDA circuit is arranged adjacent the DDA setup circuit. A pair of texture processing circuit blocks are arranged adjacent the triangle DDA circuit. The block sizes of the texture processing circuit blocks are set greater than those of the DDA setup circuit and the triangle DDA circuit.
    • 可以实现将处理系统最佳划分为块和块的最佳布置的图形绘图装置,并且可以在三维图形绘制过程的性能方面得到增强。 图形绘制装置包括逻辑电路块和具有足以存储要显示的显示数据的能力的存储块。 两块都是在同一个芯片内置的。 提供具有三维图形绘制原语的多于一个顶点的容量的输入缓冲器,并且用于将数据传送到外部和从外部传送数据的接口和输入缓冲器布置在逻辑电路块的一侧。 DDA设置电路邻近输入缓冲器布置,三角形DDA电路设置在DDA设置电路附近。 一对纹理处理电路块被布置在三角形DDA电路附近。 纹理处理电路块的块大小被设置为大于DDA设置电路和三角形DDA电路的块大小。