专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07318145B1 Random slip generator 有权
标题翻译：随机打滑发生器
公开(公告)号：US07318145B1
公开(公告)日：2008-01-08
申请号：US10141579
申请日：2002-05-09
申请人： Morten Stribaek , Jakob Schou Jensen , Jean-Francois Dhem
发明人： Morten Stribaek , Jakob Schou Jensen , Jean-Francois Dhem
IPC分类号： G06F9/30 , G06F9/40 , G06F15/00
CPC分类号： G06F9/3867 , G06F9/30072 , G06F9/3836 , G06F9/3859 , G06F9/3861 , G06F21/556
摘要： A random slip generator is provided to lessen side channel leakage and thus thwart cryptanalysis attacks, such as timing attacks and power analysis attacks. Random slip generation may be configurable so that the average frequency of random slips generated by the system may be set. Additional techniques are provided to make nullified instructions consume power like any other executing instruction.
摘要翻译：提供随机滑移发生器以减少侧向通道泄漏，从而阻止分析攻击，例如定时攻击和功率分析攻击。随机滑移生成可以是可配置的，使得可以设置由系统生成的随机滑移的平均频率。提供了额外的技术来使无效指令像任何其他执行指令一样消耗功率。

2. 发明授权

US08190665B2 Random cache line refill 有权
标题翻译：随机缓存行补充
公开(公告)号：US08190665B2
公开(公告)日：2012-05-29
申请号：US11943751
申请日：2007-11-21
申请人： Morten Stribaek , Jakob Schou Jensen , Jean-Francois Dhem
发明人： Morten Stribaek , Jakob Schou Jensen , Jean-Francois Dhem
IPC分类号： G06G1/02 , G06F11/30 , H04L9/00
CPC分类号： G06F12/0802 , G06F12/0879 , G06F12/1408 , G06F12/1416 , G06F21/71 , G06F21/755
摘要： A microprocessor including random cache line refill ordering to lessen side channel leakage in a cache line and thus thwart cryptanalysis attacks such as timing attacks, power analysis attacks, and probe attacks. A random sequence generator is used to randomize the order in which memory locations are read when filling a cache line.
摘要翻译：微处理器包括随机高速缓存行补充排序以减少高速缓存行中的侧信道泄漏，从而阻止诸如定时攻击，功率分析攻击和探测攻击之类的密码分析攻击。随机序列生成器用于随机化填充高速缓存行时读取存储器位置的顺序。

3. 发明申请

US20080133629A1 Random Cache Line Refill 有权
标题翻译：随机缓存线补充
公开(公告)号：US20080133629A1
公开(公告)日：2008-06-05
申请号：US11943751
申请日：2007-11-21
申请人： Morten STRIBAEK , Jakob Schou Jensen , Jean-Francois Dhem
发明人： Morten STRIBAEK , Jakob Schou Jensen , Jean-Francois Dhem
IPC分类号： G06F7/58
CPC分类号： G06F12/0802 , G06F12/0879 , G06F12/1408 , G06F12/1416 , G06F21/71 , G06F21/755
摘要： A microprocessor including random cache line refill ordering to lessen side channel leakage in a cache line and thus thwart cryptanalysis attacks such as timing attacks, power analysis attacks, and probe attacks. A random sequence generator is used to randomize the order in which memory locations are read when filling a cache line.
摘要翻译：微处理器包括随机高速缓存行补充排序以减少高速缓存行中的侧信道泄漏，从而阻止诸如定时攻击，功率分析攻击和探测攻击之类的密码分析攻击。随机序列生成器用于随机化填充高速缓存行时读取存储器位置的顺序。

4. 发明授权

US07310706B1 Random cache line refill 有权
标题翻译：随机缓存行补充
公开(公告)号：US07310706B1
公开(公告)日：2007-12-18
申请号：US10141926
申请日：2002-05-10
申请人： Morten Stribaek , Jakob Schou Jensen , Jean-Francois Dhem
发明人： Morten Stribaek , Jakob Schou Jensen , Jean-Francois Dhem
IPC分类号： G06F12/00 , G06F13/14 , G06F13/28
CPC分类号： G06F12/0802 , G06F12/0879 , G06F12/1408 , G06F12/1416 , G06F21/71 , G06F21/755
摘要： A microprocessor includes random cache line refill ordering to lessen side channel leakage in a cache line and thus thwart cryptanalysis attacks such as timing attacks, power analysis attacks, and probe attacks. A random sequence generator is used to randomize the order in which memory locations are read when filling a cache line.
摘要翻译：微处理器包括随机的高速缓存行补充排序，以减少高速缓存行中的侧信道泄漏，从而阻止诸如定时攻击，功率分析攻击和探测攻击之类的密码分析攻击。随机序列生成器用于随机化填充高速缓存行时读取存储器位置的顺序。

5. 发明申请

US20070162530A1 Modular reduction for a cryptographic process and corprocessor for carrying out said reduction 审中-公开
标题翻译：用于进行所述减少的加密处理和合成处理器的模块化减少
公开(公告)号：US20070162530A1
公开(公告)日：2007-07-12
申请号：US10570507
申请日：2004-08-23
申请人： Jean-Francois Dhem
发明人： Jean-Francois Dhem
IPC分类号： G06J1/00 , G06F7/52 , G06F7/38 , G06F7/50
CPC分类号： G06F7/726 , H04L9/3066 , H04L9/3093 , H04L9/3252
摘要： The invention relates to a cryptographic method wherein, in order to carry out a fully polynomial division of type Q(x)[U(x)/N(x)], wherein Q(x), N(x) and U(x) are polynomials, respectively a result, dividend and a divider, multiplication of the two polynomials is carried out followed by displacement of the bits of the result of the multiplication. The operation is performed on the body of polynomials Fp[x]. The invention enables more complex operations to be carried out, including modular operations. The invention is an alternative to the Montgomery method and does not need any correction. It is useful, in particular, for cryptographic methods wherein polynomial operations are carried out on the body F2[x]. The invention also relates to an appropriate coprocessor for carrying out the method.
摘要翻译：本发明涉及一种密码方法，其中为了执行类型Q（x）[U（x）/ N（x）]的完全多项式除法，其中Q（x），N（x）和U ）分别是多项式，分别是结果，除数和除法器，执行两个多项式的乘法，随后是乘法结果的位的移位。对多项式F> p [x]的主体进行操作。本发明使得能够执行更复杂的操作，包括模块化操作。本发明是Montgomery方法的替代方案，并且不需要任何校正。特别地，对于在主体F 2 [x]上执行多项式操作的加密方法是有用的。本发明还涉及一种用于执行该方法的适当的协处理器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式