专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08683130B2 Fabricating key fields 失效
标题翻译：制作关键字段
公开(公告)号：US08683130B2
公开(公告)日：2014-03-25
申请号：US13082288
申请日：2011-04-07
申请人： Michael T. Benhase , Susan K. Candelaria , Chung M. Fung , Lokesh M. Gupta , Joseph S. Hyde, II , Matthew J. Kalos , Beth A. Peterson , Donald P. Terry
发明人： Michael T. Benhase , Susan K. Candelaria , Chung M. Fung , Lokesh M. Gupta , Joseph S. Hyde, II , Matthew J. Kalos , Beth A. Peterson , Donald P. Terry
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F11/1004 , G06F3/0619 , G06F3/0661 , G06F3/0689
摘要： Exemplary methods, computer systems, and computer program products for fabricating key fields by a processor device in a computer environment are provided. In one embodiment, the computer environment is configured for, as an alternative to reading Count-Key-Data (CKD) data in order to change the key field, providing a hint to fabricate a new key field, thereby overwriting a previous key field and updating the CKD data.
摘要翻译：提供了用于在计算机环境中由处理器装置制造关键字段的示例性方法，计算机系统和计算机程序产品。在一个实施例中，计算机环境被配置为作为读取计数密钥数据（CKD）数据以便改变密钥字段的替代方案，提供制造新密钥字段的暗示，从而覆盖先前的密钥字段，并且更新CKD数据。

2. 发明授权

US09785561B2 Integrating a flash cache into large storage systems 有权
公开(公告)号：US09785561B2
公开(公告)日：2017-10-10
申请号：US12707357
申请日：2010-02-17
申请人： Kevin J. Ash , Michael T. Benhase , Evangelos S. Eleftheriou , Lokesh M. Gupta , Robert Haas , Yu-Cheng Hsu , Xiaoyu Hu , Joseph S. Hyde, II , Roman A. Pletka , Alfred E. Sanchez
发明人： Kevin J. Ash , Michael T. Benhase , Evangelos S. Eleftheriou , Lokesh M. Gupta , Robert Haas , Yu-Cheng Hsu , Xiaoyu Hu , Joseph S. Hyde, II , Roman A. Pletka , Alfred E. Sanchez
IPC分类号： G06F12/00 , G06F12/0866 , G06F13/00 , G06F13/28 , G06F3/06
CPC分类号： G06F12/0866 , G06F3/0611 , G06F3/0655 , G06F3/0685 , G06F2212/214 , G06F2212/2146
摘要： An I/O enclosure module is provided with one or more I/O enclosures having a plurality of slots for receiving electronic devices. A host adapter is connected a first slot of the I/O enclosure module and is configured to connect a host to the I/O enclosure. A device adapter is connected to a second slot of the I/O enclosure module and is configured to connect a storage device to the I/O enclosure module. A flash cache is connected to a third slot of the I/O enclosure module and includes a flash-based memory configured to cache data associated with data requests handled through the I/O enclosure module. A primary processor complex manages data requests handled through the I/O enclosure module by communicating with the host adapter, device adapter, and flash cache to manage to the data requests.

3. 发明授权

US08566518B2 Intelligent write caching for sequential tracks 失效
公开(公告)号：US08566518B2
公开(公告)日：2013-10-22
申请号：US13478189
申请日：2012-05-23
申请人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
发明人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/126 , G06F12/0804 , G06F12/0868
摘要： Write caching for sequential tracks is performed by a processor device in a computing storage environment for destaging data from nonvolatile storage (NVS) to a storage unit. If a first track is determined to be sequential, and an earlier track is also determined to be sequential, a temporal bit associated with the earlier track is cleared to allow for destage of data of the earlier track. If a temporal bit for one of a plurality of additional tracks in one of a plurality of strides in a modified cache is determined to be not set, a stride associated with the one of the plurality of additional tracks is selected for a destage operation. If the NVS exceeds a predetermined storage threshold, a predetermined one of the plurality of strides is selected for the destage operation.

4. 发明授权

US08332589B2 Management of write cache using stride objects 有权
标题翻译：使用stride对象管理写缓存
公开(公告)号：US08332589B2
公开(公告)日：2012-12-11
申请号：US12894019
申请日：2010-09-29
申请人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
发明人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/0804 , G06F12/0866
摘要： Method, system, and computer program product embodiments for, in a computing storage environment for destaging data from nonvolatile storage (NVS) to a storage unit, identifying working data on a stride basis by a processor device are provided. A multi-update bit is established for each stride in a modified cache. The multi-update bit is adapted to indicate at least one track in a working set. A schedule of destage scans is configured based on a plurality of levels of urgency. A destage operation is performed based on at least one of a number of strides examined by the destage scans, whether the multi-update bit is set, and whether an emergency level of the plurality of levels of urgency is active.
摘要翻译：提供了一种用于在将数据从非易失性存储（NVS）降级到存储单元的计算存储环境中的方法，系统和计算机程序产品实施例，由处理器设备基于步长识别工作数据。为修改的高速缓存中的每个步幅建立多更新位。多更新位适于指示工作组中的至少一个轨道。基于多个级别的紧急度配置了目的地扫描的时间表。基于通过流水扫描检查的多个步骤中的至少一个，是否设置了多更新位，以及多个紧急级别的紧急级别是否活动来执行转移操作。

5. 发明授权

US08443141B2 Intelligent write caching for sequential tracks 有权
标题翻译：用于顺序轨道的智能写缓存
公开(公告)号：US08443141B2
公开(公告)日：2013-05-14
申请号：US12894017
申请日：2010-09-29
申请人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
发明人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/126 , G06F12/0804 , G06F12/0868
摘要： Write caching for sequential tracks is performed by a processor device in a computing storage environment for destaging data from nonvolatile storage (NVS) to a storage unit. If a first track is determined to be sequential, and an earlier track is also determined to be sequential, a temporal bit associated with the earlier track is cleared to allow for destage of data of the earlier track. If a temporal bit for one of a plurality of additional tracks in one of a plurality of strides in a modified cache is determined to be not set, a stride associated with the one of the plurality of additional tracks is selected for a destage operation. If the NVS exceeds a predetermined storage threshold, a predetermined one of the plurality of strides is selected for the destage operation.
摘要翻译：用于顺序轨道的写缓存由用于将数据从非易失性存储（NVS）降级到存储单元的计算存储环境中的处理器设备执行。如果确定第一轨道是顺序的，并且较早的轨道也被确定为顺序的，则与较早轨道相关联的时间位被清除以允许对先前轨道的数据进行排水。如果确定修改的高速缓存中的多个步幅之一中的多个附加轨道之一的时间位未被设置，则选择与所述多个附加轨道中的一个相关联的步幅用于码头操作。如果NVS超过预定的存储阈值，则选择多个步骤中的预定的一个步骤用于排水操作。

6. 发明申请

US20130031295A1 ADAPTIVE RECORD CACHING FOR SOLID STATE DISKS 有权
公开(公告)号：US20130031295A1
公开(公告)日：2013-01-31
申请号：US13452527
申请日：2012-04-20
申请人： Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Lee C. LaFrese
发明人： Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Lee C. LaFrese
IPC分类号： G06F12/02
CPC分类号： G06F12/0868 , G06F3/061 , G06F3/0655 , G06F3/0688 , G06F12/0246 , G06F12/0873 , G06F12/0888 , G06F12/122 , G06F12/123 , G06F2212/1021 , G06F2212/1024 , G06F2212/202 , G06F2212/312 , G06F2212/313 , G06F2212/604 , G06F2212/608 , G06F2212/7208
摘要： A storage controller receives a request that corresponds to an access of a track. A determination is made as to whether the track corresponds to data stored in a solid state disk. Record staging to a cache from the solid state disk is performed, in response to determining that the track corresponds to data stored in the solid state disk, wherein each track is comprised of a plurality of records.

7. 发明申请

US20110202708A1 Integrating A Flash Cache Into Large Storage Systems 有权
标题翻译：将Flash Cache集成到大型存储系统中
公开(公告)号：US20110202708A1
公开(公告)日：2011-08-18
申请号：US12707357
申请日：2010-02-17
申请人： Kevin J. Ash , Michael T. Benhase , Evangelos S. Eleftheriou , Lokesh M. Gupta , Robert Haas , Yu-Cheng Hsu , Xiaoyu Hu , Joseph S. Hyde, II , Roman A. Pletka , Alfred E. Sanchez
发明人： Kevin J. Ash , Michael T. Benhase , Evangelos S. Eleftheriou , Lokesh M. Gupta , Robert Haas , Yu-Cheng Hsu , Xiaoyu Hu , Joseph S. Hyde, II , Roman A. Pletka , Alfred E. Sanchez
IPC分类号： G06F12/00 , G06F12/08 , G06F13/12
CPC分类号： G06F12/0866 , G06F3/0611 , G06F3/0655 , G06F3/0685 , G06F2212/214 , G06F2212/2146
摘要： An I/O enclosure module is provided with one or more I/O enclosures having a plurality of slots for receiving electronic devices. A host adapter is connected a first slot of the I/O enclosure module and is configured to connect a host to the I/O enclosure. A device adapter is connected to a second slot of the I/O enclosure module and is configured to connect a storage device to the I/O enclosure module. A flash cache is connected to a third slot of the I/O enclosure module and includes a flash-based memory configured to cache data associated with data requests handled through the I/O enclosure module. A primary processor complex manages data requests handled through the I/O enclosure module by communicating with the host adapter, device adapter, and flash cache to manage to the data requests.
摘要翻译： I / O机箱模块设置有一个或多个具有多个用于接收电子设备的插槽的I / O机箱。主机适配器连接在I / O机柜模块的第一个插槽上，并配置为将主机连接到I / O机箱。设备适配器连接到I / O机箱模块的第二个插槽，并配置为将存储设备连接到I / O机柜模块。闪存缓存连接到I / O机箱模块的第三个插槽，并且包括配置为缓存与通过I / O机箱模块处理的数据请求相关联的数据的基于闪存的存储器。主处理器复合体通过与主机适配器，设备适配器和闪存缓存进行通信来管理数据请求来管理通过I / O机箱模块处理的数据请求。

8. 发明授权

US09069679B2 Adaptive record caching for solid state disks 有权
公开(公告)号：US09069679B2
公开(公告)日：2015-06-30
申请号：US13452527
申请日：2012-04-20
申请人： Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Lee C. LaFrese
发明人： Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Lee C. LaFrese
IPC分类号： G06F12/08
CPC分类号： G06F12/0868 , G06F3/061 , G06F3/0655 , G06F3/0688 , G06F12/0246 , G06F12/0873 , G06F12/0888 , G06F12/122 , G06F12/123 , G06F2212/1021 , G06F2212/1024 , G06F2212/202 , G06F2212/312 , G06F2212/313 , G06F2212/604 , G06F2212/608 , G06F2212/7208
摘要： A storage controller receives a request that corresponds to an access of a track. A determination is made as to whether the track corresponds to data stored in a solid state disk. Record staging to a cache from the solid state disk is performed, in response to determining that the track corresponds to data stored in the solid state disk, wherein each track is comprised of a plurality of records.

9. 发明授权

US08560771B2 Efficient track destage in secondary storage 有权
标题翻译：二次存储中有效的轨道运行
公开(公告)号：US08560771B2
公开(公告)日：2013-10-15
申请号：US13189325
申请日：2011-07-22
申请人： Michael T. Benhase , Lokesh M. Gupta , Theodore T. Harris, Jr. , Joseph S. Hyde, II
发明人： Michael T. Benhase , Lokesh M. Gupta , Theodore T. Harris, Jr. , Joseph S. Hyde, II
IPC分类号： G06F12/08
CPC分类号： G06F12/0891 , G06F12/0868 , G06F12/122 , G06F12/126
摘要： For efficient track destage in secondary storage in a more effective manner, for temporal bits employed with sequential bits for controlling the timing for destaging the track in a primary storage, the temporal bits and sequential bits are transferred from the primary storage to the secondary storage. The temporal bits are allowed to age on the secondary storage.
摘要翻译：为了以更有效的方式有效地在二级存储器中运行轨迹，对于与用于控制主存储器中的轨道的定时的顺序位一起使用的时间位，时间位和顺序位从主存储器传送到次存储器。时间位允许在辅助存储器上老化。

10. 发明授权

US08549220B2 Management of write cache using stride objects 失效
标题翻译：使用stride对象管理写缓存
公开(公告)号：US08549220B2
公开(公告)日：2013-10-01
申请号：US13616029
申请日：2012-09-14
申请人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
发明人： Brent C. Beardsley , Michael T. Benhase , Lokesh M. Gupta , Joseph S. Hyde, II , Sonny E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/0804 , G06F12/0866
摘要： Method, system, and computer program product embodiments for, in a computing storage environment for destaging data from nonvolatile storage (NVS) to a storage unit, identifying working data on a stride basis by a processor device are provided. A multi-update bit is established for each of a plurality of strides in a modified cache, wherein the multi-update bit is adapted to indicate a corresponding stride is part of at least one track in a working set that refers to a group of frequently updated tracks. The plurality of strides are scanned based on a schedule to identify tracks for destaging. An operation to destage is performed on a selected track identified during the scanning, if the multi-update bit of a selected stride on the selected track is set to indicate the selected track is part of the working set and if the NVS is about 90% full or greater.
摘要翻译：提供了一种用于在将数据从非易失性存储（NVS）降级到存储单元的计算存储环境中的方法，系统和计算机程序产品实施例，由处理器设备基于步长识别工作数据。针对经修改的高速缓存中的多个步幅中的每一个建立多更新位，其中，所述多更新位适于指示相应步幅是工作集中的至少一个轨道的一部分，所述至少一个轨迹是指频繁地组更新的曲目。基于用于识别用于降落的轨迹的时间表扫描多个步幅。如果在所选择的轨道上选择的步幅的多更新位被设置为指示所选择的轨迹是工作组的一部分，并且如果NVS为大约90％满或更大

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式