专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100220749A1 METHOD AND ARRANGEMENT FOR LOCAL SYCHRONIZATION IN MASTER-SLAVE DISTRIBUTED COMMUNICATION SYSTEMS 有权
标题翻译：主从分布式通信系统中的本地协议的方法和布置
公开(公告)号：US20100220749A1
公开(公告)日：2010-09-02
申请号：US12777439
申请日：2010-05-11
申请人： Michael COLMANT , Alan Benner , Francois G. Abel , Michel Poret , Norbert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
发明人： Michael COLMANT , Alan Benner , Francois G. Abel , Michel Poret , Norbert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
IPC分类号： H04J3/06
CPC分类号： H04L49/153 , H04L49/254 , H04L49/3009 , H04L49/3072 , H04L49/3081 , H04L49/45
摘要： A communication system which consists of several modules—operating in parallel on segments of a packet—to increase speed and handling capacity. One module acts as master, the others are slave modules controlled by control signals derived by the master module. It is important that in each module the data segment and the respective control signal of each packet are correctly synchronized, because in large systems the data paths carrying packet segments and the control signal paths may have substantially different delays. The invention provides for measurement of the propagation delay differences and for introducing a controlled delay in each slave module, so that data segments and control signals can be correctly correlated by delaying either the one or the other. Synchronization packets are transmitted besides normal data packets, for obtaining time stamps which are used to determine the delay difference.
摘要翻译：一种通信系统，由多个模块组成，在分组的分段上并行运行，以提高速度和处理能力。一个模块作为主机，其他模块由主模块导出的控制信号控制的从模块。重要的是，在每个模块中，数据段和每个分组的相应控制信号被正确同步，因为在大系统中，承载分组段和控制信号路径的数据路径可能具有显着不同的延迟。本发明提供了传播延迟差的测量和用于在每个从模块中引入受控延迟，使得数据段和控制信号可以通过延迟其中一个或另一个来正确地相关。同步数据包除正常数据包之外传输，用于获取用于确定延迟差的时间戳。

2. 发明授权

US07720105B2 Method and arrangement for local synchronization in master-slave distributed communication systems 失效
标题翻译：主从分布式通信系统中本地同步的方法和布置
公开(公告)号：US07720105B2
公开(公告)日：2010-05-18
申请号：US10512671
申请日：2003-03-31
申请人： Michael Colmant , Alan Benner , Francois G. Abel , Michel Poret , Norbert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
发明人： Michael Colmant , Alan Benner , Francois G. Abel , Michel Poret , Norbert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
IPC分类号： H04L7/00
CPC分类号： H04L49/153 , H04L49/254 , H04L49/3009 , H04L49/3072 , H04L49/3081 , H04L49/45
摘要： For switching or transmitting data packets, one can provide communication systems which consist of several modules —operating in parallel on segments of a packet —to increase speed and handling capacity. One module acts as master, others are slave modules controlled by control signals derived by the master module. It is important to correctly synchronize in each module the data segment and the respective control signal of each packet, because in large systems the data paths carrying packet segments and the control signal paths may have substantially different delays. The invention provides for measurement of the propagation delay differences and for introducing a controlled delay in each slave module, so that data segments and control signals can be correctly correlated by delaying either the one or the other. Synchronization packets are transmitted besides normal data packets, for obtaining time stamps which are used to determine the delay difference.
摘要翻译：对于切换或传输数据分组，可以提供由多个模块组成的通信系统，这些模块在分组的段上并行运行，以提高速度和处理能力。一个模块作为主机，另一个模块是由主模块导出的控制信号控制的从模块。在每个模块中正确同步数据段和每个数据包的相应控制信号是很重要的，因为在大型系统中，携带数据包的数据路径和控制信号路径可能具有显着不同的延迟。本发明提供了传播延迟差的测量和用于在每个从模块中引入受控延迟，使得数据段和控制信号可以通过延迟其中一个或另一个来正确地相关。同步数据包除正常数据包之外传输，用于获取用于确定延迟差的时间戳。

3. 发明授权

US08009702B2 Method and arrangement for local sychronization in master-slave distributed communication systems 有权
标题翻译：主从分布式通信系统中本地同步的方法和布置
公开(公告)号：US08009702B2
公开(公告)日：2011-08-30
申请号：US12777439
申请日：2010-05-11
申请人： Michel Colmant , Alan Benner , Francois G. Abel , Michel Poret , Norbert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
发明人： Michel Colmant , Alan Benner , Francois G. Abel , Michel Poret , Norbert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
IPC分类号： H04J3/06
CPC分类号： H04L49/153 , H04L49/254 , H04L49/3009 , H04L49/3072 , H04L49/3081 , H04L49/45
摘要： A communication system which consists of several modules—operating in parallel on segments of a packet—to increase speed and handling capacity. One module acts as master, the others are slave modules controlled by control signals derived by the master module. It is important that in each module the data segment and the respective control signal of each packet are correctly synchronized, because in large systems the data paths carrying packet segments and the control signal paths may have substantially different delays. The invention provides for measurement of the propagation delay differences and for introducing a controlled delay in each slave module, so that data segments and control signals can be correctly correlated by delaying either the one or the other. Synchronization packets are transmitted besides normal data packets, for obtaining time stamps which are used to determine the delay difference.
摘要翻译：一种通信系统，由多个模块组成，在分组的分段上并行运行，以提高速度和处理能力。一个模块作为主机，其他模块由主模块导出的控制信号控制的从模块。重要的是，在每个模块中，数据段和每个分组的相应控制信号被正确同步，因为在大系统中，承载分组段和控制信号路径的数据路径可能具有显着不同的延迟。本发明提供了传播延迟差的测量和用于在每个从模块中引入受控延迟，使得数据段和控制信号可以通过延迟其中一个或另一个来正确地相关。同步数据包除正常数据包之外传输，用于获取用于确定延迟差的时间戳。

4. 发明申请

US20060251124A1 Method and arrangement for local sychronization in master-slave distributed communication systems 失效
标题翻译：主从分布式通信系统中本地同步的方法和布置
公开(公告)号：US20060251124A1
公开(公告)日：2006-11-09
申请号：US10512671
申请日：2003-03-31
申请人： Michel Colmant , Alan Benner , Francois Abel , Michel Poret , Norhert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
发明人： Michel Colmant , Alan Benner , Francois Abel , Michel Poret , Norhert Schumacher , Alain Blanc , Mark Verhappen , Mitch Gusat
IPC分类号： H04J3/06
CPC分类号： H04L49/153 , H04L49/254 , H04L49/3009 , H04L49/3072 , H04L49/3081 , H04L49/45
摘要： For switching or transmitting data packets, one can provide communication systems which consist of several modules—operating in parallel on segments of a packet—to increase speed and handling capacity. One module acts as master (21), the others are slave modules (22) controlled by control signals (25) derived by the master module. It is important that in each module the data segment and the respective control signal of each packet are correctly synchronized, because in large systems the data paths carrying packet segments and the control signal paths may have substantially different delays. The invention provides for measurement of the propagation delay differences and for introducing a controlled delay in each slave module, so that data segments and control signals can be correctly correlated by delaying either the one or the other. Synchronization packets are transmitted besides normal data packets, for obtaining time stamps which are used to determine the delay difference.
摘要翻译：对于切换或传输数据分组，可以提供由多个模块组成的通信系统 - 在分组的分段上并行操作 - 以提高速度和处理能力。一个模块作为主机（21），其他模块是由主模块导出的控制信号（25）控制的从模块（22）。重要的是，在每个模块中，数据段和每个分组的相应控制信号被正确同步，因为在大系统中，承载分组段和控制信号路径的数据路径可能具有显着不同的延迟。本发明提供了传播延迟差的测量和用于在每个从模块中引入受控延迟，使得数据段和控制信号可以通过延迟其中一个或另一个来正确地相关。同步数据包除正常数据包之外传输，用于获取用于确定延迟差的时间戳。

5. 发明授权

US08085789B2 Algorithm and system for selecting acknowledgments from an array of collapsed VOQ's 失效
标题翻译：用于从收缩的VOQ数组中选择确认的算法和系统
公开(公告)号：US08085789B2
公开(公告)日：2011-12-27
申请号：US12365091
申请日：2009-02-03
申请人： Alain Blanc , Rene Glaise , Francois Le Maut , Michel Poret
发明人： Alain Blanc , Rene Glaise , Francois Le Maut , Michel Poret
IPC分类号： H04L12/28
CPC分类号： H04L49/3027 , H04L49/103 , H04L49/201 , H04L49/3045
摘要： A method for selecting packets to be switched in a collapsed virtual output queuing array (cVOQ) switch core, using a request/acknowledge mechanism is disclosed. An egress location for an ingress port is selected based on degrees of freedom for the selection mechanism. The degree of freedom can be derived from the collapsed virtual output queuing array by determining a number of egress locations to which an ingress port may send packets and determining a number of ingress ports from which an egress location can receive packets. Analyzing all the queued packets for assignment to an egress location, starting with a lesser degree of freedom and ending with a greater degree of freedom provides efficient switching allocations and acknowledgements.
摘要翻译：公开了一种使用请求/确认机制来选择在折叠的虚拟输出排队阵列（cVOQ）切换核心中切换的分组的方法。基于选择机制的自由度选择入口端口的出口位置。可以通过确定进入端口可以发送分组的出口位置的数量并确定出口位置可以从哪个入口端口接收分组的数目的入口端口，从折叠的虚拟输出排队阵列导出自由度。分析所有排队的分组以分配到出口位置，以较小的自由度开始，并以更大的自由度结束，从而提供有效的切换分配和确认。

6. 发明授权

US07430167B2 Method and system to enable an adaptive load balancing in a parallel packet switch 失效
标题翻译：在并行分组交换机中实现自适应负载均衡的方法和系统
公开(公告)号：US07430167B2
公开(公告)日：2008-09-30
申请号：US10711320
申请日：2004-09-10
申请人： Rene Glaise , Alain Blanc , Francois Le Maut , Michel Poret
发明人： Rene Glaise , Alain Blanc , Francois Le Maut , Michel Poret
IPC分类号： G06F11/00
CPC分类号： H04L47/125 , H04L49/1523 , H04L49/25 , H04L49/30 , H04L49/3045
摘要： A method and a system to adapt the load balancing of the incoming traffic over the planes of a parallel packet switch (PPS) on the basis of the monitoring of requests and acknowledgments exchanged between ingress port adapters and arrays of collapsed virtual output queues (cVOQ) situated within the plane switch cores is disclosed. According to the invention, at least one counter is associated, in each ingress port-adapter, to each individual switching plane or device to be monitored. Each of these counters is incremented when a request is sent to the corresponding individual switching plane or device and decremented when an acknowledgment is received from this individual switching plane or device. When the range of values taken by the counters of a same ingress port-adapter reaches a predetermined threshold, less (or none) incoming traffic is further transmitted to the individual switching plane or device associated to the higher value counter. An alarm signal is possibly raised too e.g., for replacing the defective individual switching plane or device.
摘要翻译：基于在入口端口适配器和折叠虚拟输出队列（cVOQ）阵列之间交换的请求和确认的监视来适应并行分组交换机（PPS）的平面上的入局业务的负载平衡的方法和系统，位于平面开关芯内。根据本发明，至少一个计数器在每个入口端口适配器中被关联到要监视的每个单独的切换平面或设备。当将请求发送到相应的单独的交换平面或设备时，这些计数器中的每一个递增，并且当从该单独的交换平面或设备接收到确认时递减。当相同入口端口适配器的计数器所取值的范围达到预定阈值时，较少（或无））进入流量进一步传输到与较高值计数器相关联的单独交换平面或设备。也可能引起报警信号，例如用于更换有缺陷的单独开关平面或装置。

7. 发明授权

US07773602B2 CAM based system and method for re-sequencing data packets 有权
标题翻译：基于CAM的系统和重新排序数据包的方法
公开(公告)号：US07773602B2
公开(公告)日：2010-08-10
申请号：US12123602
申请日：2008-05-20
申请人： Alain Blanc , Rene Glaise , Michel Poret , Rene Gallezot
发明人： Alain Blanc , Rene Glaise , Michel Poret , Rene Gallezot
IPC分类号： H04L12/28
CPC分类号： H04L67/1002 , H04L47/50 , H04L49/1523 , H04L49/3045 , H04L49/552 , H04L49/9094
摘要： An embodiment of the system operates in a parallel packet switch architecture having at least one egress adapter arranged to receive data packets issued from a plurality of ingress adapters and switched through a plurality of independent switching planes. Each received data packet belongs to one sequence of data packets among a plurality of sequences where the data packets are numbered with a packet sequence number (PSN) assigned according to at least a priority level of the data packet. Each data packet received by the at least one egress adapter has a source identifier to identify the ingress adapter from which it is issued. The system for restoring the sequences of the received data packets operates within the egress adapter and comprises buffer for temporarily storing each received data packet at an allocated packet buffer location, a controller, and a determination means coupled to a storing means and extracting means.
摘要翻译：该系统的一个实施例在具有至少一个出口适配器的并行分组交换机体系结构中操作，所述出口适配器布置成接收从多个入口适配器发出的数据分组，并且通过多个独立交换平面切换。每个接收到的数据分组属于多个序列中的一个数据分组序列，其中数据分组根据数据分组的至少优先级分配的分组序列号（PSN）进行编号。由至少一个出口适配器接收的每个数据分组具有源标识符，用于标识从其发出的入口适配器。用于恢复接收到的数据分组的序列的系统在出口适配器内操作，并且包括用于在分配的分组缓冲器位置临时存储每个接收的数据分组的缓冲器，控制器和耦合到存储装置和提取装置的确定装置。

8. 发明申请

US20090141733A1 ALGORTIHM AND SYSTEM FOR SELECTING ACKNOWLEDGMENTS FROM AN ARRAY OF COLLAPSED VOQ'S 失效
标题翻译：从收集的VOQ的阵列中选择确认的算法和系统
公开(公告)号：US20090141733A1
公开(公告)日：2009-06-04
申请号：US12365091
申请日：2009-02-03
申请人： Alain Blanc , Rene Glaise , Francois Le Maut , Michel Poret
发明人： Alain Blanc , Rene Glaise , Francois Le Maut , Michel Poret
IPC分类号： H04L12/56
CPC分类号： H04L49/3027 , H04L49/103 , H04L49/201 , H04L49/3045
摘要： A method for selecting packets to be switched in a collapsed virtual output queuing array (cVOQ) switch core, using a request/acknowledge mechanism. According to the method, an efficient set of virtual output queues (at most one virtual output queue per ingress adapter) is selected, while keeping the algorithm simple enough to allow its implementation in fast state machines. For determining a set of virtual output queues that are each authorized to send a packet, the algorithm is based upon degrees of freedom characterizing states of ingress and egress adapters. For example, the degree of freedom, derived from the collapsed virtual output queuing array, could represent the number of egress ports to which an ingress port may send packet, or the number of ingress ports from which an egress port may receive packets, at a given time. Analyzing all the ingress ports holding at least one data packet, from the lesser degree of freedom to the greater degree of freedom, the algorithm determines as many virtual output queues as possible, in the limit of the number of ingress ports (an ingress port may send only one packet per packet-cycle).
摘要翻译：一种用于使用请求/确认机制来选择在折叠虚拟输出排队阵列（cVOQ）切换核心中切换的分组的方法。根据该方法，选择一组有效的虚拟输出队列（每个入口适配器最多有一个虚拟输出队列），同时保持算法足够简单，以允许其在快速状态机中实现。为了确定每个被授权发送分组的一组虚拟输出队列，该算法基于入射和出口适配器状态的自由度。例如，从折叠的虚拟输出排队阵列导出的自由度可以表示入口端口可以发送分组的出口端口的数量，或出口端口可以从其接收分组的入口端口的数量，给定时间分析至少一个数据包的入口端口，从较小的自由度到较大的自由度，该算法在入口端口数量的限制中尽可能地确定尽可能多的虚拟输出队列（入口端口可能每个分组周期只发送一个分组）。

9. 发明申请

US20080267206A1 CAM BASED SYSTEM AND METHOD FOR RE-SEQUENCING DATA PACKETS 有权
标题翻译：基于CAM的系统和用于重新排序数据包的方法
公开(公告)号：US20080267206A1
公开(公告)日：2008-10-30
申请号：US12123602
申请日：2008-05-20
申请人： Alain Blanc , Rene Glaise , Michel Poret , Rene Gallezot
发明人： Alain Blanc , Rene Glaise , Michel Poret , Rene Gallezot
IPC分类号： H04L12/56
CPC分类号： H04L67/1002 , H04L47/50 , H04L49/1523 , H04L49/3045 , H04L49/552 , H04L49/9094
摘要： An embodiment of the system operates in a parallel packet switch architecture having at least one egress adapter arranged to receive data packets issued from a plurality of ingress adapters and switched through a plurality of independent switching planes. Each received data packet belongs to one sequence of data packets among a plurality of sequences where the data packets are numbered with a packet sequence number (PSN) assigned according to at least a priority level of the data packet. Each data packet received by the at least one egress adapter has a source identifier to identify the ingress adapter from which it is issued. The system for restoring the sequences of the received data packets operates within the egress adapter and comprises buffer for temporarily storing each received data packet at an allocated packet buffer location, a controller, and a determination means coupled to a storing means and extracting means.
摘要翻译：该系统的一个实施例在具有至少一个出口适配器的并行分组交换机体系结构中操作，所述出口适配器布置成接收从多个入口适配器发出的数据分组，并且通过多个独立交换平面切换。每个接收到的数据分组属于多个序列中的一个数据分组序列，其中数据分组根据数据分组的至少优先级分配的分组序列号（PSN）进行编号。由至少一个出口适配器接收的每个数据分组具有源标识符，用于标识从其发出的入口适配器。用于恢复接收到的数据分组的序列的系统在出口适配器内操作，并且包括用于在分配的分组缓冲器位置临时存储每个接收的数据分组的缓冲器，控制器和耦合到存储装置和提取装置的确定装置。

10. 发明授权

US07400629B2 CAM based system and method for re-sequencing data packets 有权
标题翻译：基于CAM的系统和重新排序数据包的方法
公开(公告)号：US07400629B2
公开(公告)日：2008-07-15
申请号：US10723834
申请日：2003-11-26
申请人： Alain Blanc , Rene Glaise , Michel Poret , Rene Gallezot
发明人： Alain Blanc , Rene Glaise , Michel Poret , Rene Gallezot
IPC分类号： H04L12/28
CPC分类号： H04L67/1002 , H04L47/50 , H04L49/1523 , H04L49/3045 , H04L49/552 , H04L49/9094
摘要： A system for resequencing data packets is disclosed. In a preferred embodiment, the system operates in a parallel packet switch architecture having at least one egress adapter arranged to receive data packets issued from a plurality of ingress adapters and switched through a plurality of independent switching planes. Each received data packet belongs to one sequence of data packets among a plurality of sequences where the data packets are numbered with a packet sequence number (PSN) assigned according to at least a priority level of the data packet. Each data packet received by the at least one egress adapter is further having a source identifier to identify the ingress adapter from which it is issued. The system for restoring the sequences of the received data packets operates within the egress adapter and comprises buffer for temporarily storing each received data packet at an allocated packet buffer location. Furthermore, controller to extract the packet sequence number, the source identifier and the priority level of each stored data packet. And determination means coupled to the storing means and to the extracting means allow to determine for each sequence of data packet the order of the data packets to be output from the egress adapter.
摘要翻译：公开了一种用于重新排序数据包的系统。在优选实施例中，系统以并行分组交换架构操作，其具有布置成接收从多个入口适配器发出并通过多个独立交换平面切换的数据分组的至少一个出口适配器。每个接收到的数据分组属于多个序列中的一个数据分组序列，其中数据分组根据数据分组的至少优先级分配的分组序列号（PSN）进行编号。由至少一个出口适配器接收的每个数据分组还具有源标识符以识别从其发出的入口适配器。用于恢复接收到的数据分组的序列的系统在出口适配器内操作，并且包括用于在分配的分组缓冲器位置临时存储每个接收到的数据分组的缓冲器。此外，控制器提取每个存储的数据包的包序列号，源标识符和优先级。以及耦合到所述存储装置并且所述提取装置的确定装置允许针对每个数据分组序列确定要从所述出口适配器输出的数据分组的顺序。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式