专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5943000A Compensated MOS string and DAC employing such a potentiometric string 失效
标题翻译：补偿MOS串和DAC采用这样的电位串
公开(公告)号：US5943000A
公开(公告)日：1999-08-24
申请号：US956273
申请日：1997-10-22
申请人： Maurizio Nessi , Rinaldo Castello , Giona Fucili , Marcello Leone , Annamaria Rossi
发明人： Maurizio Nessi , Rinaldo Castello , Giona Fucili , Marcello Leone , Annamaria Rossi
IPC分类号： H03M1/06 , H03M1/68 , H03M1/76 , H03M1/78
CPC分类号： H03M1/682 , H03M1/0602 , H03M1/765
摘要： A digital-to-analog converter includes a potentiometric string suitable for realizing a relatively high number of bits that significantly reduces the silicon area requirement and simplifies mismatch compensation. The structure includes a first resistance string to realize a first DAC to convert a first number of most significative bits, and a second potentiometric string functionally connected in cascade to the first, but realized with MOS transistors. The structure of the invention allows the coupling of the two DACs in cascade by exploiting the MOS transistors that form the second potentiometric string, that is, the second DAC, thus avoiding the use of operational switches or amplifiers which may provide error sources. Moreover, the structure of the invention lends itself to the implementation of efficient compensation circuits for integral and differential linearity errors.
摘要翻译：数模转换器包括适于实现相对较高数量的位的电位串，其显着地降低了硅面积需求并简化了不匹配补偿。该结构包括第一电阻串，以实现第一DAC以转换第一数量最有意义的位，以及第二电位串，其功能上串联连接到第一电位，但是用MOS晶体管实现。本发明的结构允许通过利用形成第二电位串的MOS晶体管（即第二DAC）级联耦合两个DAC，从而避免使用可能提供误差源的操作开关或放大器。此外，本发明的结构适用于实现用于积分和微分线性误差的有效补偿电路。

2. 发明授权

US6069513A Toggle flip-flop network with a reduced integration area 失效
标题翻译：切换触发器网络，减少集成区域
公开(公告)号：US6069513A
公开(公告)日：2000-05-30
申请号：US141709
申请日：1998-08-28
申请人： Annamaria Rossi , Giona Fucili , Marcello Leone , Maurizio Nessi
发明人： Annamaria Rossi , Giona Fucili , Marcello Leone , Maurizio Nessi
IPC分类号： H03K3/037 , H03K3/356
CPC分类号： H03K3/037 , H03K3/356113
摘要： A toggle flip-flop with reduced integration area, comprising a flip-flop of the D-type with an inverting input stage and a master-slave portion. Three transistors connected to the inverting stage form a logic gate of the XOR type whereto the output terminal of the master-slave portion is fed back.
摘要翻译：具有减小的积分区域的切换触发器，包括具有反相输入级的D型触发器和主从部分。连接到反相级的三个晶体管形成XOR类型的逻辑门，其中主从部分的输出端被反馈。

3. 发明授权

US06154163A Successive approximation shift register with reduced latency 失效
标题翻译：逐次逼近移位寄存器，降低延迟
公开(公告)号：US06154163A
公开(公告)日：2000-11-28
申请号：US108080
申请日：1998-06-29
申请人： Annamaria Rossi , Giona Fucili , Marcello Leone , Maurizio Nessi
发明人： Annamaria Rossi , Giona Fucili , Marcello Leone , Maurizio Nessi
IPC分类号： H03M1/46 , H03M1/38
CPC分类号： H03M1/462
摘要： A successive approximation register has a serial input and output comprises a chain of logic circuits of the bistable type which have selectable input terminals feedback connected by a storage and control element and logic gate circuits of the OR-type, and connected to a serial line through respective internal switches communicating the serial line to input terminals of the logic circuits in said chain, the serial line forming an input to a flip-flop of the D type which is the output element of the register.
摘要翻译：逐次逼近寄存器具有串行输入和输出，其包括双稳态类型的逻辑电路链，其具有通过存储和控制元件反馈连接的可选输入端和OR型逻辑门电路，并连接到串行线各个内部开关将串行线路传送到所述链路中的逻辑电路的输入端，该串行线路形成作为寄存器的输出元件的D型触发器的输入。

4. 发明授权

US5808477A Circuit for detection and protection against short circuits for digital outputs 失效
标题翻译：用于数字输出短路检测和保护的电路
公开(公告)号：US5808477A
公开(公告)日：1998-09-15
申请号：US657878
申请日：1996-05-31
申请人： Alberto Gola , Giona Fucili , Marcello Leone , Patrizia Milazzo
发明人： Alberto Gola , Giona Fucili , Marcello Leone , Patrizia Milazzo
IPC分类号： H03K17/082 , H03K19/003 , H03K19/08
CPC分类号： H03K17/082 , H03K19/00315
摘要： A sense and protection circuit against short circuits for digital outputs, comprising a logic gating circuit of the exclusive OR type (EX1) which has a first input terminal connected to a signal input node (IN) and an output terminal which is connected to an input terminal of a signal level shifter output stage (B). A second logic gating circuit of the exclusive OR type (EX2) has a first input terminal connected to the input node (IN) and a second input terminal connected, through an inverting circuit (IN1), to an output terminal (OUT) of the output stage (B). A second input terminal of the first logic gate circuit is coupled to an output terminal of the second logic gate circuit through a comparator circuit (SCH1) and a delay circuit means (C,R,D).
摘要翻译：一种用于数字输出的短路的感测和保护电路，包括具有连接到信号输入节点（IN）的第一输入端和异步OR类型（EX1）的逻辑门控电路，输出端连接到输入端信号电平移位器输出级（B）的端子。异或类型（EX2）的第二逻辑门控电路具有连接到输入节点（IN）的第一输入端和通过反相电路（IN1）连接到输入端（IN）的输出端（OUT）的第二输入端输出级（B）。第一逻辑门电路的第二输入端通过比较器电路（SCH1）和延迟电路装置（C，R，D）耦合到第二逻辑门电路的输出端。

5. 发明授权

US5427316A Multiple sucking-channel straw for sucking beverages 失效
标题翻译：多吸吸渠吸吮饮料
公开(公告)号：US5427316A
公开(公告)日：1995-06-27
申请号：US248250
申请日：1994-05-24
申请人： Marcello Leone
发明人： Marcello Leone
IPC分类号： A47G21/18 , B29C47/08 , B29C47/20 , B29C69/00
CPC分类号： B29C47/12 , A47G21/18 , B29C47/0028 , B29C47/003 , B29C47/0066 , B29C47/08 , B29C2793/0027 , B29C47/0069 , B29L2031/60
摘要： A sucking straw has a substantially flat configuration and is provided with a plurality of adjoining beverage sucking channels. The straw fits the contour of the lips so that no air may go through when liquid is being sucked by the user. The amount of liquid being sucked is substantially greater than with conventional straws.
摘要翻译：吸管具有基本平坦的构造，并且设置有多个相邻的饮料吸入通道。吸管适合嘴唇的轮廓，使得当用户吸入液体时，空气不会流经。被吸收的液体的量显着大于常规吸管的量。

6. 发明授权

US5541540A MOS half-bridge drive circuit, particularly for power MOS half-bridges 失效
标题翻译： MOS半桥驱动电路，特别适用于功率MOS半桥
公开(公告)号：US5541540A
公开(公告)日：1996-07-30
申请号：US318350
申请日：1994-10-05
申请人： Roberto Gariboldi , Marcello Leone
发明人： Roberto Gariboldi , Marcello Leone
IPC分类号： H02M1/08 , H03F3/26 , H03K17/06 , H03K17/687 , H03L5/00
CPC分类号： H03K17/063 , H03K17/6871 , H03K17/6877
摘要： A drive circuit includes a voltage source supplying a reference voltage at its output; a voltage elevating circuit connected to a supply voltage and to the output of the voltage source, and supplying at its output, under normal operating conditions, a drive voltage greater than the supply voltage and increasing with the reference voltage. The input of the voltage source is connected to the output of the voltage elevating circuit, and defines a positive feedback path resulting in an increase in the reference voltage corresponding to an increase in the drive voltage, and therefore results in a corresponding increase in the drive voltage up to a maximum permissible value, thus providing for a sufficient drive voltage for driving the gate-source junction of power MOS transistors, even in the presence of a low supply voltage.
摘要翻译：驱动电路包括在其输出端提供参考电压的电压源; 连接到电源电压和电压源的输出端的电压提升电路，在正常工作条件下，在其输出端提供大于电源电压的驱动电压并用参考电压增加。电压源的输入连接到电压升高电路的输出，并且定义正的反馈路径，导致对应于驱动电压的增加的参考电压的增加，因此导致驱动器的相应增加电压达到最大允许值，因此即使在存在低电源电压的情况下也提供用于驱动功率MOS晶体管的栅 - 源结的足够的驱动电压。

7. 发明授权

US5025947A Single-dose beverage cup and rectangular cross-section straw assembly 失效
标题翻译：单剂饮料杯和矩形横截面吸管组合
公开(公告)号：US5025947A
公开(公告)日：1991-06-25
申请号：US427711
申请日：1989-10-27
申请人： Marcello Leone
发明人： Marcello Leone
IPC分类号： A47G21/18 , B65D47/36
CPC分类号： A47G21/18 , B65D47/36 , B65D2231/02 , B65D2231/022
摘要： A beverage cup has a cover or a wall therethrough a substantially rectangular cross-section straw can be threaded in a tight manner, the cover or wall being formed with breakage-facilitating weakened lines and the straw including a plurality of longitudinal suction ducts.

8. 发明授权

US5376832A MOS half-bridge drive circuit, particularly for power MOS half-bridges 失效
标题翻译： MOS半桥驱动电路，特别适用于功率MOS半桥
公开(公告)号：US5376832A
公开(公告)日：1994-12-27
申请号：US29691
申请日：1993-03-11
申请人： Roberto Gariboldi , Marcello Leone
发明人： Roberto Gariboldi , Marcello Leone
IPC分类号： H02M1/08 , H03F3/26 , H03K17/06 , H03K17/687 , H03L5/00
CPC分类号： H03K17/063 , H03K17/6871 , H03K17/6877
摘要： A drive circuit includes a voltage source supplying a reference voltage at its output; a voltage elevating circuit connected to a supply voltage and to the output of the voltage source, and supplying at its output, under normal operating conditions, a drive voltage greater than the supply voltage and increasing with the reference voltage. The input of the voltage source is connected to the output of the voltage elevating circuit, and defines a positive feedback path resulting in an increase in the reference voltage corresponding to an increase in the drive voltage, and therefore results in a corresponding increase in the drive voltage up to a maximum permissible value, thus providing for a sufficient drive voltage for driving the gate-source junction of power MOS transistors, even in the presence of a low supply voltage.
摘要翻译：驱动电路包括在其输出端提供参考电压的电压源; 连接到电源电压和电压源的输出端的电压提升电路，在正常工作条件下，在其输出端提供大于电源电压的驱动电压并用参考电压增加。电压源的输入连接到电压升高电路的输出，并且定义正的反馈路径，导致对应于驱动电压的增加的参考电压的增加，因此导致驱动器的相应增加电压达到最大允许值，因此即使在存在低电源电压的情况下也提供用于驱动功率MOS晶体管的栅 - 源结的足够的驱动电压。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式