专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070083779A1 Semiconductor integrated circuit device and power consumption control device 有权
标题翻译：半导体集成电路器件和功耗控制器件
公开(公告)号：US20070083779A1
公开(公告)日：2007-04-12
申请号：US11542133
申请日：2006-10-04
申请人： Satoshi Misaka , Makoto Saen , Tetsuya Yamada , Keisuke Toyama , Kenichi Osada
发明人： Satoshi Misaka , Makoto Saen , Tetsuya Yamada , Keisuke Toyama , Kenichi Osada
IPC分类号： G06F1/00
CPC分类号： G06F1/3203 , G06F1/329 , Y02D10/24 , Y02D50/20
摘要： To perform execution scheduling of function blocks so as to control the total required power of the function blocks within a supplyable power budget value, and thereby realize stable operations at low power consumption. Function block identifiers are allotted to all the function blocks, and to a RAM area that a power consumption control device can read and write, a list to store identifiers and task priority, power mode value showing power states, and power mode time showing the holding time of power states can be linked. A single or plural link lists for controlling the schedules of tasks operating on the function blocks, a link list for controlling the function block in execution currently in high power mode, a link list for controlling the function block in stop currently in stop mode, and a link list for controlling the function block in execution currently in low power mode are allotted, and thereby the power source and the operation clock are controlled by the power consumption control device.
摘要翻译：执行功能块的执行调度，以便在可供电功率预算值内控制功能块的总需求功率，从而在低功耗下实现稳定的操作。功能块标识符分配给所有功能块，以及功率控制装置可以读写的RAM区域，存储标识符和任务优先级的列表，显示功率状态的功率模式值和显示保持的功率模式时间电力状态的时间可以联系起来。用于控制在功能块上操作的任务的调度的单个或多个链接列表，用于控制当前处于高功率模式的执行中的功能块的链接列表，用于控制当前处于停止模式的停止功能块的链接列表，以及分配用于控制当前处于低功率模式的执行功能块的链接列表，从而由功耗控制装置控制电源和操作时钟。

2. 发明申请

US20080022140A1 SoC power management ensuring real-time processing 审中-公开
标题翻译： SoC电源管理确保实时处理
公开(公告)号：US20080022140A1
公开(公告)日：2008-01-24
申请号：US11826640
申请日：2007-07-17
申请人： Tetsuya Yamada , Makoto Saen , Satoshi Misaka , Keisuke Toyama , Kenichi Osada
发明人： Tetsuya Yamada , Makoto Saen , Satoshi Misaka , Keisuke Toyama , Kenichi Osada
IPC分类号： G06F1/26
CPC分类号： G06F1/206 , G06F1/3203 , G06F1/3237 , G06F1/324 , Y02D10/126 , Y02D10/128 , Y02D10/16
摘要： A chip (1) includes: a resource manager (2); various kinds of functional blocks (3-6); a thermal sensor (13); and a performance counter (15). The resource manager manages tasks that the functional blocks execute, and determines a task progress (38) for each task from an activated ratio (α) provided from the performance counter and a deadline (39) contained in task information (33) and decides priority of each task. When the temperature detected by the thermal sensor during execution of a task is not less than a threshold (T_max), the resource manager reads out a power consumption budget (P_max) from a memory (9) which has been set to make the temperature below the threshold, and stops the clock fed to the functional block executing a task having a lower priority or lowers the frequency of the clock until a chip power consumption value (p_sum) becomes smaller than the power consumption budget.
摘要翻译：芯片（1）包括：资源管理器（2）; 各种功能块（3〜6）; 热传感器（13）; 和性能计数器（15）。所述资源管理器管理所述功能块执行的任务，并根据从所述性能计数器提供的激活的比率（α）和所述任务信息（33）中包含的最后期限（39）来确定每个任务的任务进度（38），并决定优先级的每个任务。当在执行任务期间由热传感器检测到的温度不小于阈值（T_max）时，资源管理器从设置为使温度低于的温度的存储器（9）读出功耗预算（P_max）阈值，并且停止馈送到执行具有较低优先级的任务的功能块的时钟，或者降低时钟的频率，直到芯片功耗值（p_sum）变得小于功耗预算。

3. 发明授权

US07529874B2 Semiconductor integrated circuit device for real-time processing 有权
标题翻译：半导体集成电路器件实时处理
公开(公告)号：US07529874B2
公开(公告)日：2009-05-05
申请号：US11545510
申请日：2006-10-11
申请人： Makoto Saen , Tetsuya Yamada , Satoshi Misaka , Keisuke Toyama , Kenichi Osada
发明人： Makoto Saen , Tetsuya Yamada , Satoshi Misaka , Keisuke Toyama , Kenichi Osada
IPC分类号： G06F13/00 , G06F9/00
CPC分类号： G06F9/4818 , G06F9/485
摘要： A technology capable of efficiently performing the processes by using limited resources in an LSI where a plurality of real-time applications are parallelly processed is provided. To provide such a technology, a mechanism is provided in which a plurality of processes to be executed on a plurality of processing units in an LSI are managed throughout the LSI in a unified manner. For each process to be managed, a priority is calculated based on the state of progress of the process, and the execution of the process is controlled according to the priority. A resource management unit IRM or program that collects information such as a process state from each of the processing units executing the processes and calculates a priority for each process is provided. Also, a programmable interconnect unit and storage means for controlling a process execution sequence according to the priority are provided.
摘要翻译：提供一种能够通过在多个实时应用并行处理的LSI中使用有限资源来有效地执行处理的技术。为了提供这样的技术，提供了一种机制，其中在LSI中的多个处理单元上执行的多个处理以统一的方式在整个LSI中被管理。对于要管理的每个进程，根据进程的进度来计算优先级，根据优先级来控制进程的执行。提供了从执行处理的每个处理单元收集诸如处理状态的信息的资源管理单元IRM或程序，并且计算每个处理的优先级。另外，提供了一种用于根据优先级控制处理执行顺序的可编程互连单元和存储装置。

4. 发明申请

US20090089786A1 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FOR REAL-TIME PROCESSING 有权
标题翻译：用于实时处理的半导体集成电路设备
公开(公告)号：US20090089786A1
公开(公告)日：2009-04-02
申请号：US11545510
申请日：2006-10-11
申请人： Makoto Saen , Tetsuya Yamada , Satoshi Misaka , Keisuke Toyama , Kenichi Osada
发明人： Makoto Saen , Tetsuya Yamada , Satoshi Misaka , Keisuke Toyama , Kenichi Osada
IPC分类号： G06F9/46
CPC分类号： G06F9/4818 , G06F9/485
摘要： A technology capable of efficiently performing the processes by using limited resources in an LSI where a plurality of real-time applications are parallelly processed is provided. To provide such a technology, a mechanism is provided in which a plurality of processes to be executed on a plurality of processing units in an LSI are managed throughout the LSI in a unified manner. For each process to be managed, a priority is calculated based on the state of progress of the process, and the execution of the process is controlled according to the priority. A resource management unit IRM or program that collects information such as a process state from each of the processing units executing the processes and calculates a priority for each process is provided. Also, a programmable interconnect unit and storage means for controlling a process execution sequence according to the priority are provided.
摘要翻译：提供一种能够通过在多个实时应用并行处理的LSI中使用有限资源来有效地执行处理的技术。为了提供这样的技术，提供了一种机制，其中在LSI中的多个处理单元上执行的多个处理以统一的方式在整个LSI中被管理。对于要管理的每个进程，根据进程的进度来计算优先级，根据优先级来控制进程的执行。提供了从执行处理的每个处理单元收集诸如处理状态的信息的资源管理单元IRM或程序，并且计算每个处理的优先级。另外，提供了一种用于根据优先级控制处理执行顺序的可编程互连单元和存储装置。

5. 发明授权

US07646197B2 Semiconductor integrated circuit device and power consumption control device 有权
标题翻译：半导体集成电路器件和功耗控制器件
公开(公告)号：US07646197B2
公开(公告)日：2010-01-12
申请号：US11542133
申请日：2006-10-04
申请人： Satoshi Misaka , Makoto Saen , Tetsuya Yamada , Keisuke Toyama , Kenichi Osada
发明人： Satoshi Misaka , Makoto Saen , Tetsuya Yamada , Keisuke Toyama , Kenichi Osada
IPC分类号： G01V3/00
CPC分类号： G06F1/3203 , G06F1/329 , Y02D10/24 , Y02D50/20
摘要： To perform execution scheduling of function blocks so as to control the total required power of the function blocks within a supplyable power budget value, and thereby realize stable operations at low power consumption. Function block identifiers are allotted to all the function blocks, and to a RAM area that a power consumption control device can read and write, a list to store identifiers and task priority, power mode value showing power states, and power mode time showing the holding time of power states can be linked. A single or plural link lists for controlling the schedules of tasks operating on the function blocks, a link list for controlling the function block in execution currently in high power mode, a link list for controlling the function block in stop currently in stop mode, and a link list for controlling the function block in execution currently in low power mode are allotted, and thereby the power source and the operation clock are controlled by the power consumption control device.
摘要翻译：执行功能块的执行调度，以便在可供电功率预算值内控制功能块的总需求功率，从而在低功耗下实现稳定的操作。功能块标识符分配给所有功能块，以及功率控制装置可以读写的RAM区域，存储标识符和任务优先级的列表，显示功率状态的功率模式值和显示保持的功率模式时间电力状态的时间可以联系起来。用于控制在功能块上操作的任务的调度的单个或多个链接列表，用于控制当前处于高功率模式的执行中的功能块的链接列表，用于控制当前处于停止模式的停止功能块的链接列表，以及分配用于控制当前处于低功率模式的执行功能块的链接列表，从而由功耗控制装置控制电源和操作时钟。

6. 发明授权

US07899643B2 Semiconductor integrated circuit device 有权
标题翻译：半导体集成电路器件
公开(公告)号：US07899643B2
公开(公告)日：2011-03-01
申请号：US11935790
申请日：2007-11-06
申请人： Makoto Saen , Kenichi Osada , Tetsuya Yamada , Yusuke Kanno , Satoshi Misaka
发明人： Makoto Saen , Kenichi Osada , Tetsuya Yamada , Yusuke Kanno , Satoshi Misaka
IPC分类号： G01K1/12 , G06F19/00
CPC分类号： G06F1/3228 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor integrated circuit device which consumes less power and enables real-time processing. The semiconductor integrated circuit device includes thermal sensors which detect temperature and determine whether the detection result exceeds reference values and output the result, and a control block capable of controlling the operations of arithmetic blocks based on the output signals of the thermal sensors. The control block returns to an operation state from a suspended state with an interrupt signal based on the output signals of the thermal sensors and determines the operation conditions of the arithmetic blocks to ensure that the temperature conditions of the arithmetic blocks are satisfied. Thereby, power consumption is reduced and real-time processing efficiency is improved.
摘要翻译：一种半导体集成电路器件，其消耗较少功率并实现实时处理。半导体集成电路装置包括检测温度并确定检测结果是否超过参考值并输出结果的热传感器，以及能够基于热传感器的输出信号来控制运算块的操作的控制块。控制块基于热传感器的输出信号从具有中断信号的挂起状态返回到操作状态，并且确定运算块的操作条件，以确保运算块的温度条件得到满足。从而降低了功耗，提高了实时处理效率。

7. 发明申请

US20080114967A1 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE 有权
标题翻译：半导体集成电路设备
公开(公告)号：US20080114967A1
公开(公告)日：2008-05-15
申请号：US11935790
申请日：2007-11-06
申请人： Makoto Saen , Kenichi Osada , Tetsuya Yamada , Yusuke Kanno , Satoshi Misaka
发明人： Makoto Saen , Kenichi Osada , Tetsuya Yamada , Yusuke Kanno , Satoshi Misaka
IPC分类号： G06F9/302
CPC分类号： G06F1/3228 , H01L2924/0002 , H01L2924/00
摘要： There is provided a semiconductor integrated circuit device which consumes less power and enables real-time processing. The semiconductor integrated circuit device comprises: thermal sensors which can detect temperature, determine whether the detection result exceeds each of the above reference values and output the result; and a control block capable of controlling the operations of arithmetic blocks based on the output signals of the thermal sensors, wherein the control block returns to an operation state from a suspended state with an interrupt signal based on the output signals of the thermal sensors and determines the operation conditions of the arithmetic blocks to ensure that the temperature conditions of the arithmetic blocks are satisfied. Thereby, power consumption is reduced and real-time processing efficiency is improved.
摘要翻译：提供了一种半导体集成电路器件，其消耗较少功率并实现实时处理。半导体集成电路装置包括：可以检测温度的热传感器，确定检测结果是否超过上述参考值，并输出结果; 以及控制块，其能够基于所述热传感器的输出信号来控制运算块的运算，其中，所述控制块基于所述热传感器的输出信号，利用中断信号从暂停状态返回到运行状态，并且确定运算块的操作条件，以确保运算块的温度条件得到满足。从而降低了功耗，提高了实时处理效率。

8. 发明授权

US07836325B2 Power consumption reduction and quicker interruption response in an information processing device utilizing a first timer and a second timer wherein the second timer is only conditionally activated 有权
标题翻译：在利用第一计时器和第二计时器的信息处理装置中的功耗降低和更快的中断响应，其中第二定时器仅有条件地被激活
公开(公告)号：US07836325B2
公开(公告)日：2010-11-16
申请号：US11878844
申请日：2007-07-27
申请人： Satoshi Misaka , Shinjiro Yamada
发明人： Satoshi Misaka , Shinjiro Yamada
IPC分类号： G06F1/14 , G06F1/00 , G06F13/24
CPC分类号： H04W52/0287 , Y02D70/00
摘要： An information processing device having low power consumption without affecting interruption request response speed. The device specifies a waiting time until execution of a given event and makes a system call and includes a first timer circuit for a first cycle; a second timer circuit for a second cycle shorter than the first cycle; a timeout supervisor which stores the waiting time; and a first cycle supervisor which stores waiting time until the next interruption request. The timeout supervisor stores the time calculated by subtraction of the waiting time stored in the first cycle supervisor from that in the timeout supervisor upon an interruption request from the first timer; and if the waiting time stored in the timeout supervisor is shorter than the first cycle, the second cycle time is subtracted from the time stored in the timeout supervisor upon an interruption request from the second timer circuit.
摘要翻译：一种具有低功耗而不影响中断请求响应速度的信息处理装置。设备指定直到执行给定事件并进行系统调用并包括第一周期的第一定时器电路的等待时间; 第二定时器电路，其比第一周期短的第二周期; 超时主管，用于存储等待时间; 以及第一循环管理器，其将等待时间存储到下一个中断请求。所述超时监控器根据来自所述第一定时器的中断请求，将存储在所述第一周期管理器中的等待时间与所述超时主管中的所述等待时间相减计算的时间存储; 并且如果存储在超时监视器中的等待时间比第一周期短，则在从第二定时器电路发出的中断请求时，从超时监视器中存储的时间中减去第二周期时间。

9. 发明申请

US20070271479A1 Information processing system 有权
标题翻译：信息处理系统
公开(公告)号：US20070271479A1
公开(公告)日：2007-11-22
申请号：US11878844
申请日：2007-07-27
申请人： Satoshi Misaka , Shinjiro Yamada
发明人： Satoshi Misaka , Shinjiro Yamada
IPC分类号： G06F1/04
CPC分类号： H04W52/0287 , Y02D70/00
摘要： An information processing device having low power consumption without affecting interruption request response speed. The device specifies a waiting time until execution of a given event and makes a system call and includes a first timer circuit for a first cycle; a second timer circuit for a second cycle shorter than the first cycle; a timeout supervisor which stores the waiting time; and a first cycle supervisor which stores waiting time until the next interruption request. The timeout supervisor stores the time calculated by subtraction of the waiting time stored in the first cycle supervisor from that in the timeout supervisor upon an interruption request from the first timer; and if the waiting time stored in the timeout supervisor is shorter than the first cycle, the second cycle time is subtracted from the time stored in the timeout supervisor upon an interruption request from the second timer circuit.
摘要翻译：一种具有低功耗而不影响中断请求响应速度的信息处理装置。设备指定直到执行给定事件并进行系统调用并包括第一周期的第一定时器电路的等待时间; 第二定时器电路，其比第一周期短的第二周期; 一个超时主管，用于存储等待时间; 以及第一循环管理器，其将等待时间存储到下一个中断请求。所述超时监控器根据来自所述第一定时器的中断请求，将存储在所述第一周期管理器中的等待时间与所述超时主管中的所述等待时间相减计算的时间值存储; 并且如果存储在超时监视器中的等待时间比第一周期短，则在从第二定时器电路的中断请求时，从存储在超时监视器中的时间减去第二周期时间。

10. 发明授权

US06934892B2 Computing system construction method under execution environment to be dependent on OS 失效
标题翻译：执行环境下的计算系统构建方法取决于操作系统
公开(公告)号：US06934892B2
公开(公告)日：2005-08-23
申请号：US10075381
申请日：2002-02-15
申请人： Satoshi Misaka , Kazuo Aisaka
发明人： Satoshi Misaka , Kazuo Aisaka
IPC分类号： G06F9/44 , G06F9/455 , G06F11/00
CPC分类号： G06F9/45537
摘要： On the occasion of returning an error code to an application program to be executed under different execution environments of a computing system, it is requested to fully utilize a system of the existing instruction set to improve the ROM efficiency in the implementation of its common code and to eliminate useless insertion of instruction.For this purpose, in the present invention, a common error code to be returned, from the program to be used to be independent on different OS, to the execution program corresponding to the application program is determined as a value in the range of numerical value to be set with the instruction set of CPU and the defined instruction to load immediate value and thereby the common error code is held within the instruction code of the instruction to load immediate value. Particularly, a value of common error code is determined within the range where the MSB of the setting part of the instruction to load immediate value becomes zero (0).
摘要翻译：在将错误代码返回到在计算系统的不同执行环境下执行的应用程序的场合，请求充分利用现有指令集的系统来提高其实现其通用代码的ROM效率，消除无用的指令插入。为此，在本发明中，将从要用于独立于不同OS的程序返回到与应用程序相对应的执行程序的常见错误代码被确定为数值范围内的值用CPU指令集和定义的指令设置加载即时值，从而将常见错误代码保存在指令的指令代码中以加载即时值。特别地，在加载立即值的指令的设定部分的MSB变为零（0）的范围内确定常见错误代码的值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式