专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100063987A1 SUPPORTING MULTIPLE FORMATS IN A FLOATING POINT PROCESSOR 有权
标题翻译：支持浮点处理器中的多个格式
公开(公告)号：US20100063987A1
公开(公告)日：2010-03-11
申请号：US12207067
申请日：2008-09-09
申请人： Maarten J. Boersma , K. Michael Kroener , Petra Leber , Silvia M. Mueller , Jochen Preiss , Kerstin Schelm
发明人： Maarten J. Boersma , K. Michael Kroener , Petra Leber , Silvia M. Mueller , Jochen Preiss , Kerstin Schelm
IPC分类号： G06F7/38
CPC分类号： G06F7/4991 , G06F7/483
摘要： In a binary floating point processor, the exponents of each of the various types of operands are recoded into an internal format, by biasing the exponents with the minimum exponent value of the result precision (“Emin”), i.e., the recoded value of the exponent is the represented value of the exponent minus Emin. Emin depends only on the result precision of the instruction that is currently being executed in the binary floating point processor. The exponent computations are then performed in this new format. The underflow check for all result precisions is a check against zero and overflow checks are performed against a positive number that depends on the result precision. The exponent values are in a 2's complement representation, so the underflow check simply becomes a check of the sign bit.
摘要翻译：在二进制浮点处理器中，通过使用结果精度（“Emin”）的最小指数值偏移指数，即将重新编码的值转换为内部格式，将各种类型的操作数中的每一个的指数重新编码为内部格式指数是指数减去Emin的表示值。 Emin仅取决于当前正在二进制浮点处理器中执行的指令的结果精度。然后以这种新格式执行指数计算。对所有结果精度的下溢检查是针对零的检查，并且针对取决于结果精度的正数执行溢出检查。指数值为2的补码表示，因此下溢检查简单地成为对符号位的检查。

2. 发明授权

US08291003B2 Supporting multiple formats in a floating point processor 有权
标题翻译：在浮点处理器中支持多种格式
公开(公告)号：US08291003B2
公开(公告)日：2012-10-16
申请号：US12207067
申请日：2008-09-09
申请人： Maarten J. Boersma , K. Michael Kroener , Petra Leber , Silvia M. Mueller , Jochen Preiss , Kerstin Schelm
发明人： Maarten J. Boersma , K. Michael Kroener , Petra Leber , Silvia M. Mueller , Jochen Preiss , Kerstin Schelm
IPC分类号： G06F7/38
CPC分类号： G06F7/4991 , G06F7/483
摘要： In a binary floating point processor, the exponents of each of the various types of operands are recoded into an internal format, by biasing the exponents with the minimum exponent value of the result precision (“Emin”), i.e., the recoded value of the exponent is the represented value of the exponent minus Emin. Emin depends only on the result precision of the instruction that is currently being executed in the binary floating point processor. The exponent computations are then performed in this new format. The underflow check for all result precisions is a check against zero and overflow checks are performed against a positive number that depends on the result precision. The exponent values are in a 2's complement representation, so the underflow check simply becomes a check of the sign bit.
摘要翻译：在二进制浮点处理器中，通过用结果精度（Emin）的最小指数值偏置指数，将各种类型的操作数中的每一个的指数重新编码为内部格式，即指数的重新编码值为指数的代表值减去Emin。 Emin仅取决于当前正在二进制浮点处理器中执行的指令的结果精度。然后以这种新格式执行指数计算。对所有结果精度的下溢检查是针对零的检查，并且针对取决于结果精度的正数执行溢出检查。指数值为2的补码表示，因此下溢检查简单地成为对符号位的检查。

3. 发明授权

US08407275B2 Fast floating point compare with slower backup for corner cases 有权
标题翻译：快速浮点与较慢的备份角落比较
公开(公告)号：US08407275B2
公开(公告)日：2013-03-26
申请号：US12255968
申请日：2008-10-22
申请人： Maarten J. Boersma , Michael Kroener , Silvia M. Mueller , Jochen Preiss
发明人： Maarten J. Boersma , Michael Kroener , Silvia M. Mueller , Jochen Preiss
IPC分类号： G06F7/02
CPC分类号： G06F9/30021 , G06F9/30025
摘要： A floating point processor unit executes a floating point compare instruction with two operands of the same or different precision by comparing the two operands in integer format, which speeds up the execution of the floating point compare instruction significantly. The floating point processor now executes the floating point compare instruction at least twice as fast or faster (e.g., two clock cycles instead of five clock cycles in the prior art) for nearly most operand cases (e.g., 99% of all cases). Only the rare corner cases require additional operations on one of the operands and thus require additional cycles of execution time because the integer compare operation will not work for these corner cases. This is due to the fact that one operand is a single precision subnormal number in an unnormalized representation (i.e., has two representations) and the other operand is in the SP subnormal range such that the integer compare operation will fail.
摘要翻译：浮点处理器单元通过比较整数格式的两个操作数来执行具有相同或不同精度的两个操作数的浮点比较指令，这显着地加快了浮点比较指令的执行。浮点处理器现在对于几乎大多数操作数情况（例如，所有情况的99％），至少执行两倍快或更快（例如，现有技术中的两个时钟周期而不是五个时钟周期）的浮点比较指令。只有罕见的角落情况需要在其中一个操作数上进行额外的操作，因此需要额外的执行周期，因为整数比较操作将不适用于这些角色。这是由于一个操作数是非正规化表示中的单精度子正规数（即，具有两个表示），另一个操作数处于SP子正常范围，使得整数比较操作将失败。

4. 发明申请

US20120284548A1 Zero Indication Forwarding for Floating Point Unit Power Reduction 失效
标题翻译：浮点单元功率降低的零指示转发
公开(公告)号：US20120284548A1
公开(公告)日：2012-11-08
申请号：US13552327
申请日：2012-07-18
申请人： Harry S. Barowski , Maarten J. Boersma , Silvia M. Mueller , Tim Niggemeier , Jochen Preiss
发明人： Harry S. Barowski , Maarten J. Boersma , Silvia M. Mueller , Tim Niggemeier , Jochen Preiss
IPC分类号： G06F1/00
CPC分类号： G06F1/3203 , G06F1/3246 , G06F1/3287 , G06F9/3001 , G06F9/30105 , G06F9/30192 , Y02D10/171
摘要： A method and system for reducing power consumption when processing mathematical operations. Power may be reduced in processor hardware devices that receive one or more operands from an execution unit that executes instructions. A circuit detects when at least one operand of multiple operands is a zero operand, prior to the operand being forwarded to an execution component for completing a mathematical operation. When at least one operand is a zero operand or at least one operand is “unordered”, a flag is set that triggers a gating of a clock signal. The gating of the clock signal disables one or more processing stages and/or devices, which perform the mathematical operation. Disabling the stages and/or devices enables computing the correct result of the mathematical operation on a reduced data path. When a device(s) is disabled, the device may be powered off until the device is again required by subsequent operations.
摘要翻译：一种在处理数学运算时降低功耗的方法和系统。在从执行指令的执行单元接收一个或多个操作数的处理器硬件设备中，功率可能会降低。在将操作数转发到执行组件以完成数学运算之前，电路检测多个操作数的至少一个操作数是否为零操作数。当至少一个操作数为零操作数或至少一个操作数无序时，会设置一个触发门控时钟信号的标志。时钟信号的门控禁用执行数学运算的一个或多个处理级和/或器件。禁用级和/或设备可以在减少的数据路径上计算数学运算的正确结果。当设备被禁用时，可能会关闭设备电源，直到后续操作再次要求设备。

5. 发明授权

US08578196B2 Zero indication forwarding for floating point unit power reduction 失效
标题翻译：用于浮点单元功率降低的零指示转发
公开(公告)号：US08578196B2
公开(公告)日：2013-11-05
申请号：US13552327
申请日：2012-07-18
申请人： Harry S. Barowski , Maarten J. Boersma , Silvia M. Mueller , Tim Niggemeier , Jochen Preiss
发明人： Harry S. Barowski , Maarten J. Boersma , Silvia M. Mueller , Tim Niggemeier , Jochen Preiss
IPC分类号： G06F1/00
CPC分类号： G06F1/3203 , G06F1/3246 , G06F1/3287 , G06F9/3001 , G06F9/30105 , G06F9/30192 , Y02D10/171
摘要： A method and system for reducing power consumption when processing mathematical operations. Power may be reduced in processor hardware devices that receive one or more operands from an execution unit that executes instructions. A circuit detects when at least one operand of multiple operands is a zero operand, prior to the operand being forwarded to an execution component for completing a mathematical operation. When at least one operand is a zero operand or at least one operand is “unordered”, a flag is set that triggers a gating of a clock signal. The gating of the clock signal disables one or more processing stages and/or devices, which perform the mathematical operation. Disabling the stages and/or devices enables computing the correct result of the mathematical operation on a reduced data path. When a device(s) is disabled, the device may be powered off until the device is again required by subsequent operations.
摘要翻译：一种在处理数学运算时降低功耗的方法和系统。在从执行指令的执行单元接收一个或多个操作数的处理器硬件设备中，功率可能会降低。在将操作数转发到执行组件以完成数学运算之前，电路检测多个操作数的至少一个操作数是否为零操作数。当至少一个操作数为零操作数或至少一个操作数为“无序”时，设置触发时钟信号选通的标志。时钟信号的门控禁用执行数学运算的一个或多个处理级和/或器件。禁用级和/或设备可以在减少的数据路径上计算数学运算的正确结果。当设备被禁用时，可能会关闭设备电源，直到后续操作再次要求设备。

6. 发明授权

US08255726B2 Zero indication forwarding for floating point unit power reduction 失效
标题翻译：用于浮点单元功率降低的零指示转发
公开(公告)号：US08255726B2
公开(公告)日：2012-08-28
申请号：US12176191
申请日：2008-07-18
申请人： Harry S. Barowski , Maarten J. Boersma , Silvia M. Mueller , Tim Niggemeier , Jochen Preiss
发明人： Harry S. Barowski , Maarten J. Boersma , Silvia M. Mueller , Tim Niggemeier , Jochen Preiss
IPC分类号： G06F1/00
CPC分类号： G06F1/3203 , G06F1/3246 , G06F1/3287 , G06F9/3001 , G06F9/30105 , G06F9/30192 , Y02D10/171
摘要： A method, system and computer program product for reducing power consumption when processing mathematical operations. Power may be reduced in processor hardware devices that receive one or more operands from an execution unit that executes instructions. A circuit detects when at least one operand of multiple operands is a zero operand, prior to the operand being forwarded to an execution component for completing a mathematical operation. When at least one operand is a zero operand or at least one operand is “unordered”, a flag is set that triggers a gating of a clock signal. The gating of the clock signal disables one or more processing stages and/or devices, which perform the mathematical operation. Disabling the stages and/or devices enables computing the correct result of the mathematical operation on a reduced data path. When a device(s) is disabled, the device may be powered off until the device is again required by subsequent operations.
摘要翻译：一种用于在处理数学运算时降低功耗的方法，系统和计算机程序产品。在从执行指令的执行单元接收一个或多个操作数的处理器硬件设备中，功率可能会降低。在将操作数转发到执行组件以完成数学运算之前，电路检测多个操作数的至少一个操作数是否为零操作数。当至少一个操作数为零操作数或至少一个操作数为“无序”时，设置触发时钟信号选通的标志。时钟信号的门控禁用执行数学运算的一个或多个处理级和/或器件。禁用级和/或设备可以在减少的数据路径上计算数学运算的正确结果。当设备被禁用时，可能会关闭设备电源，直到后续操作再次要求设备。

7. 发明申请

US20100023573A1 EFFICIENT FORCING OF CORNER CASES IN A FLOATING POINT ROUNDER 有权
标题翻译：在浮动点圆环中有效地施加拐角
公开(公告)号：US20100023573A1
公开(公告)日：2010-01-28
申请号：US12177346
申请日：2008-07-22
申请人： Maarten J. Boersma , J. Adam Butts , Silvia M. Mueller , Jochen Preiss
发明人： Maarten J. Boersma , J. Adam Butts , Silvia M. Mueller , Jochen Preiss
IPC分类号： G06F7/38
CPC分类号： G06F7/49947
摘要： The forcing of the result or output of a rounder portion of a floating point processor occurs only in a fraction non-increment data path within the rounder and not in the fraction increment data path within the rounder. The fraction forcing is active on a corner case such as a disabled overflow exception. A disabled overflow exception may be detected by inspecting the normalized exponent. If a disabled overflow exception is detected, the round mode is selected to execute only in the non-increment data path thereby preventing the fraction increment data path from being selected.
摘要翻译：强制浮点处理器的较圆形部分的结果或输出仅在舍入器内的分数非递增数据路径中发生，而不在舍入器内的分数增量数据路径中。部分强制在角落外部活动，例如禁用的溢出异常。可以通过检查归一化指数来检测到禁用的溢出异常。如果检测到禁用的溢出异常，则选择循环模式仅在非增量数据路径中执行，从而防止分数增量数据路径被选择。

8. 发明授权

US09122517B2 Fused multiply-adder with booth-encoding 有权
标题翻译：融合式加法器与展位编码
公开(公告)号：US09122517B2
公开(公告)日：2015-09-01
申请号：US13493002
申请日：2012-06-11
申请人： Maarten J. Boersma , Klaus Michael Kroener , Christophe J. Layer , Silvia M. Mueller
发明人： Maarten J. Boersma , Klaus Michael Kroener , Christophe J. Layer , Silvia M. Mueller
IPC分类号： G06F7/483 , G06F7/53 , G06F7/544 , G06F7/509 , G06F7/533
CPC分类号： G06F7/483 , G06F7/509 , G06F7/5324 , G06F7/5332 , G06F7/5443
摘要： A fused multiply-adder is disclosed. The fused multiply-adder includes a Booth encoder, a fraction multiplier, a carry corrector, and an adder. The Booth encoder initially encodes a first operand. The fraction multiplier multiplies the Booth-encoded first operand by a second operand to produce partial products, and then reduces the partial products into a set of redundant sum and carry vectors. The carry corrector then generates a carry correction factor for correcting the carry vectors. The adder adds the redundant sum and carry vectors and the carry correction factor to a third operand to yield a final result.
摘要翻译：公开了一种融合乘法器。融合乘法加法器包括布斯编码器，分数乘法器，进位校正器和加法器。 Booth编码器最初编码第一个操作数。分数乘法器将布斯特编码的第一操作数乘以第二操作数以产生部分乘积，然后将部分乘积减少为一组冗余和和携带向量。进位校正器然后产生用于校正进位矢量的进位校正因子。加法器将冗余和并将载入和进位校正因子加到第三个操作数，以产生最终结果。

9. 发明申请

US20130332501A1 Fused Multiply-Adder with Booth-Encoding 有权
标题翻译：融合乘法加码器与展位编码
公开(公告)号：US20130332501A1
公开(公告)日：2013-12-12
申请号：US13493002
申请日：2012-06-11
申请人： Maarten J. Boersma , Klaus Michael Kroener , Christophe J. Layer , Silvia M. Mueller
发明人： Maarten J. Boersma , Klaus Michael Kroener , Christophe J. Layer , Silvia M. Mueller
IPC分类号： G06F7/44 , G06F7/42
CPC分类号： G06F7/483 , G06F7/509 , G06F7/5324 , G06F7/5332 , G06F7/5443
摘要： A fused multiply-adder is disclosed. The fused multiply-adder includes a Booth encoder, a fraction multiplier, a carry corrector, and an adder. The Booth encoder initially encodes a first operand. The fraction multiplier multiplies the Booth-encoded first operand by a second operand to produce partial products, and then reduces the partial products into a set of redundant sum and carry vectors. The carry corrector then generates a carry correction factor for correcting the carry vectors. The adder adds the redundant sum and carry vectors and the carry correction factor to a third operand to yield a final result.
摘要翻译：公开了一种融合乘法器。融合乘法加法器包括布斯编码器，分数乘法器，进位校正器和加法器。 Booth编码器最初编码第一个操作数。分数乘法器将布斯特编码的第一操作数乘以第二操作数以产生部分乘积，然后将部分乘积减少为一组冗余和和携带向量。进位校正器然后产生用于校正进位矢量的进位校正因子。加法器将冗余和并将载入和进位校正因子加到第三个操作数，以产生最终结果。

10. 发明申请

US20100100713A1 FAST FLOATING POINT COMPARE WITH SLOWER BACKUP FOR CORNER CASES 有权
标题翻译：快速浮动点与用于角膜的SLOWER BACKUP比较
公开(公告)号：US20100100713A1
公开(公告)日：2010-04-22
申请号：US12255968
申请日：2008-10-22
申请人： Maarten J. Boersma , Michael Kroener , Silvia M. Meuller , Jochen Preiss
发明人： Maarten J. Boersma , Michael Kroener , Silvia M. Meuller , Jochen Preiss
IPC分类号： G06F9/302
CPC分类号： G06F9/30021 , G06F9/30025
摘要： A floating point processor unit executes a floating point compare instruction with two operands of the same or different precision by comparing the two operands in integer format, which speeds up the execution of the floating point compare instruction significantly. The floating point processor now executes the floating point compare instruction at least twice as fast or faster (e.g., two clock cycles instead of five clock cycles in the prior art) for nearly most operand cases (e.g., 99% of all cases). Only the rare corner cases require additional operations on one of the operands and thus require additional cycles of execution time because the integer compare operation will not work for these corner cases. This is due to the fact that one operand is a single precision subnormal number in an unnormalized representation (i.e., has two representations) and the other operand is in the SP subnormal range such that the integer compare operation will fail.
摘要翻译：浮点处理器单元通过比较整数格式的两个操作数来执行具有相同或不同精度的两个操作数的浮点比较指令，这显着地加快了浮点比较指令的执行。浮点处理器现在对于几乎大多数操作数情况（例如，所有情况的99％），至少执行两倍快或更快（例如，现有技术中的两个时钟周期而不是五个时钟周期）的浮点比较指令。只有罕见的角落情况需要在其中一个操作数上进行额外的操作，因此需要额外的执行周期，因为整数比较操作将不适用于这些角色。这是由于一个操作数是非正规化表示中的单精度子正规数（即，具有两个表示），另一个操作数处于SP子正常范围，使得整数比较操作将失败。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式