专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP0668556A3 A queue memory system and method therefor 失效
标题翻译：沃尔特·埃斯·朗伊存储系统及其方法。
公开(公告)号：EP0668556A3
公开(公告)日：1995-12-06
申请号：EP95301153.3
申请日：1995-02-22
申请人： MOTOROLA, INC.
发明人： Winter, Marlan L. , Langan, John A. , Sibigtroth, James M.
IPC分类号： G06F13/16 , G06F5/06
CPC分类号： G06F5/065 , G06F13/1642
摘要： A queue memory system (10) provides a flexible memory transfer system which uses a single transaction to either store a memory value in a queue or to retrieve the memory value from the queue. A queue controller (20) controls the transfer of data between a queue memory (18) and the peripheral devices (22, 24). Additionally, each peripheral device has a queue control register configured to access a selected channel of the queue memory. The queue memory system described herein efficiently uses the cycle time of a central processing unit (12) of the system to perform queue accesses without disrupting more general processing steps. The queue memory system will wait for a timing cycle in which the central processing unit does not require use of a bus. At that time, the queue memory system will transfer data between the queue and a peripheral device.

2. 发明公开

EP0594377A2 Method and apparatus for unstacking registers in a data processing system 失效
标题翻译：用于从寄存器堆在数据处理系统中除去的方法和装置。
公开(公告)号：EP0594377A2
公开(公告)日：1994-04-27
申请号：EP93308259.6
申请日：1993-10-18
申请人： MOTOROLA, INC.
发明人： Langan, John A. , Poterek, Thomas J. , Broseghini, James L.
IPC分类号： G06F9/46
CPC分类号： G06F9/4812 , G06F9/463
摘要： A method and apparatus for unstacking registers in a data processing system (100). In one form, the present invention is a more time efficient solution to the problem of unstacking and stacking registers (154-158) during interrupt processing in a data processing system (100). By taking advantage of the fact that pulling a register value off of the stack does not change any of the values stored in the memory which is being used as the stack, the present invention reduces the unstacking and stacking each time that two interrupts are processed back to back with no non-interrupt processing in between. The present invention eliminates the unstacking of the program counter register (158) and the re-stacking of registers (154-158) by changing the value of the stack pointer register (161) without any corresponding stacking or unstacking operation.
摘要翻译：一种用于拆垛的方法和装置中的数据处理系统（100）寄存器的值。在一种形式中，本发明是中断处理过程中的数据处理系统（100）中的更多的时间有效的解决方案，以拆垛和堆叠寄存器（154-158）的问题的。通过取factthat的优点拉动的寄存器值从堆栈的不改变任何保存在所有正被用作堆栈存储器中的值的，本发明减少了卸垛每次堆叠没两个中断处理回到后端之间没有非中断处理。本发明消除了程序计数器寄存器（158），并通过没有任何相应的堆叠卸堆或操作改变堆栈指针寄存器（161）的值的寄存器的重新堆叠（154-158）的卸垛。

3. 发明公开

EP0576841A2 Digital timer apparatus and method 失效
标题翻译： Vorrichtung und Verfahren zur digitaler Zeitmessung。
公开(公告)号：EP0576841A2
公开(公告)日：1994-01-05
申请号：EP93108749.8
申请日：1993-06-01
申请人： MOTOROLA, INC.
发明人： Bettelheim, Rudolf , Amedeo, Robert J. , Langan, John A.
IPC分类号： G04F10/04
CPC分类号： G06F1/14
摘要： A digital timer apparatus (10) incorporates a free running counter (12), an interval timer (18), a capture register (14), a pulse accumulator (20) and holding logic (16, 22). A rising or falling edge of an external signal causes the current contents of the free running counter (12) to be loaded into the capture register (14) and causes the pulse accumulator (20) to be incremented. The output of the interval timer (18) can cause the contents of the pulse accumulator (20) and capture register (14) to be stored into the holding logic (16, 22). The timer apparatus (10) is particularly well suited to performing tasks related to the determination of the speed of rotation of a rotating member and may be used, for instance, in detecting wheel rotational speeds in an anti-lock brake system or detecting shaft rotation speeds in an automatic transmission.
摘要翻译：数字定时器装置（10）包括自由运行计数器（12），间隔定时器（18），捕获寄存器（14），脉冲累加器（20）和保持逻辑（16,22）。外部信号的上升沿或下降沿使得自由运行计数器（12）的当前内容被加载到捕捉寄存器（14）中，并使脉冲累加器（20）递增。间隔定时器（18）的输出可以使脉冲累加器（20）和捕捉寄存器（14）的内容存储到保持逻辑（16,22）中。定时器装置（10）特别适合于执行与确定旋转构件的旋转速度相关的任务，并且可以用于例如在防抱死制动系统中检测车轮转速或检测轴旋转自动变速器的速度。

4. 发明公开

EP0738975A1 Method and apparatus for scan testing with extended test vector storage 失效
标题翻译： Verfahren und Einrichtung zumAbtastprüfenmit erweitertemPrüfvektorspeicher
公开(公告)号：EP0738975A1
公开(公告)日：1996-10-23
申请号：EP96105177.8
申请日：1996-04-01
申请人： MOTOROLA, INC.
发明人： Broseghini, James L. , Langan, John A. , Poterek, Thomas J.
IPC分类号： G06F11/273 , G06F11/267
CPC分类号： G01R31/318547 , G06F11/2236
摘要： A data processor (12) has built-in circuitry for scan testing certain circuits. The data processor generates and stores test vectors in a memory system (22) normally used for data and instruction storage. These vectors can be much larger than the size of any scan chain. During testing, the stored vectors are automatically routed to the circuits to be tested (36, 38) and the outputs compared to a benchmark. The data processor (12) need not pause to generate additional test vectors. Therefore, the data processor (12) can use a single circuit to generate scan data and compress scan results with minimal timing or size implications.
摘要翻译：数据处理器（12）具有用于扫描测试某些电路的内置电路。数据处理器生成并将测试向量存储在通常用于数据和指令存储的存储器系统（22）中。这些载体可以比任何扫描链的大小大得多。在测试期间，存储的矢量被自动路由到要测试的电路（36,38），输出与基准相比较。数据处理器（12）不需要暂停以产生附加的测试向量。因此，数据处理器（12）可以使用单个电路来产生扫描数据并以最小的定时或尺寸影响来压缩扫描结果。

5. 发明公开

EP0668556A2 A queue memory system and method therefor 失效
标题翻译： Walteschlangenspeichersystem und Verfahren dazu。
公开(公告)号：EP0668556A2
公开(公告)日：1995-08-23
申请号：EP95301153.3
申请日：1995-02-22
申请人： MOTOROLA, INC.
发明人： Winter, Marlan L. , Langan, John A. , Sibigtroth, James M.
IPC分类号： G06F13/16 , G06F5/06
CPC分类号： G06F5/065 , G06F13/1642
摘要： A queue memory system (10) provides a flexible memory transfer system which uses a single transaction to either store a memory value in a queue or to retrieve the memory value from the queue. A queue controller (20) controls the transfer of data between a queue memory (18) and the peripheral devices (22, 24). Additionally, each peripheral device has a queue control register configured to access a selected channel of the queue memory. The queue memory system described herein efficiently uses the cycle time of a central processing unit (12) of the system to perform queue accesses without disrupting more general processing steps. The queue memory system will wait for a timing cycle in which the central processing unit does not require use of a bus. At that time, the queue memory system will transfer data between the queue and a peripheral device.
摘要翻译：队列存储器系统（10）提供了一种灵活的存储器传输系统，其使用单个事务来存储队列中的存储器值或从队列中检索存储器值。队列控制器（20）控制队列存储器（18）和外围设备（22,24）之间的数据传输。此外，每个外围设备具有配置成访问队列存储器的选定信道的队列控制寄存器。本文描述的队列存储器系统有效地使用系统的中央处理单元（12）的周期时间来执行队列访问，而不会中断更一般的处理步骤。队列存储器系统将等待中央处理单元不需要使用总线的定时周期。此时，队列存储器系统将在队列和外围设备之间传输数据。

6. 发明公开

EP0540949A3 A data processing system which generates a waveform with improved pulse width resolution 失效
标题翻译：产生具有改进的脉冲宽度分辨率的波形的数据处理系统
公开(公告)号：EP0540949A3
公开(公告)日：1993-07-07
申请号：EP92118085.7
申请日：1992-10-22
申请人： MOTOROLA, INC.
发明人： Langan, John A. , Amedeo, Robert J. , Frontera, Roberto M.
IPC分类号： G06F1/025 , G06F1/08 , G04F1/00 , H03K5/05
CPC分类号： G06F1/025
摘要： A data processing system (10) capable of generating an output waveform (22) that has enhanced pulse width resolution. In one form, the system uses a counter (34) which is incremented by an input clock (20) running at an operating frequency of the system. Instead of incrementing the counter (34) by one, the counter (34) is incremented by a power of two so that the counter (34) appears to be counting a power of two faster. However, in order to increase the effective resolution of the counter (34) , the second edge of the output waveform (22) must be correctly adjusted depending on the desired duty cycle and period. The end result is a counter (34) that can produce a power of two greater resolution while still using the operating frequency of the system as an input clock (20).

7. 发明授权

EP0594969B1 Data processing system and method for calculating the sum of a base plus offset 失效
标题翻译：用于计算的基本和偏移之和数据处理系统和方法
公开(公告)号：EP0594969B1
公开(公告)日：1999-05-19
申请号：EP93113638.6
申请日：1993-08-26
申请人： MOTOROLA, INC.
发明人： Sibigtroth, James M. , Viot, J.Greg , Langan, John A. , Broseghini, James L.
IPC分类号： G06F9/355 , G06F7/50
CPC分类号： G06F7/505 , G06F9/322 , G06F9/355 , G06F2207/3832

8. 发明公开

EP0576841A3 Digital timer apparatus and method 失效
标题翻译：数字定时器设备和方法
公开(公告)号：EP0576841A3
公开(公告)日：1996-03-20
申请号：EP93108749.8
申请日：1993-06-01
申请人： MOTOROLA, INC.
发明人： Bettelheim, Rudolf , Amedeo, Robert J. , Langan, John A.
IPC分类号： G04F10/04
CPC分类号： G06F1/14
摘要： A digital timer apparatus (10) incorporates a free running counter (12), an interval timer (18), a capture register (14), a pulse accumulator (20) and holding logic (16, 22). A rising or falling edge of an external signal causes the current contents of the free running counter (12) to be loaded into the capture register (14) and causes the pulse accumulator (20) to be incremented. The output of the interval timer (18) can cause the contents of the pulse accumulator (20) and capture register (14) to be stored into the holding logic (16, 22). The timer apparatus (10) is particularly well suited to performing tasks related to the determination of the speed of rotation of a rotating member and may be used, for instance, in detecting wheel rotational speeds in an anti-lock brake system or detecting shaft rotation speeds in an automatic transmission.

9. 发明公开

EP0594377A3 Method and apparatus for unstacking registers in a data processing system 失效
标题翻译：用于在数据处理系统中解除寄存器的方法和装置
公开(公告)号：EP0594377A3
公开(公告)日：1994-09-28
申请号：EP93308259.6
申请日：1993-10-18
申请人： MOTOROLA, INC.
发明人： Langan, John A. , Poterek, Thomas J. , Broseghini, James L.
IPC分类号： G06F9/46
CPC分类号： G06F9/4812 , G06F9/463
摘要： A method and apparatus for unstacking registers in a data processing system (100). In one form, the present invention is a more time efficient solution to the problem of unstacking and stacking registers (154-158) during interrupt processing in a data processing system (100). By taking advantage of the fact that pulling a register value off of the stack does not change any of the values stored in the memory which is being used as the stack, the present invention reduces the unstacking and stacking each time that two interrupts are processed back to back with no non-interrupt processing in between. The present invention eliminates the unstacking of the program counter register (158) and the re-stacking of registers (154-158) by changing the value of the stack pointer register (161) without any corresponding stacking or unstacking operation.

10. 发明授权

EP0594377B1 Method and apparatus for unstacking registers in a data processing system 失效
标题翻译：用于从寄存器堆在数据处理系统中除去的方法和装置
公开(公告)号：EP0594377B1
公开(公告)日：1999-06-09
申请号：EP93308259.6
申请日：1993-10-18
申请人： MOTOROLA, INC.
发明人： Langan, John A. , Poterek, Thomas J. , Broseghini, James L.
IPC分类号： G06F9/46
CPC分类号： G06F9/4812 , G06F9/463

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式