专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO1997022182A1 A DIGITAL MODULATION APPARATUS, A DIGITAL MODULATION METHOD, AND A RECORDING MEDIUM THEREFOR 审中-公开
标题翻译：数字调制装置，数字调制方法及其记录介质
公开(公告)号：WO1997022182A1
公开(公告)日：1997-06-19
申请号：PCT/JP1996003626
申请日：1996-12-12
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , PIONEER ELECTRONIC CORPORATION , HITACHI, LTD.
发明人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , PIONEER ELECTRONIC CORPORATION , HITACHI, LTD. , TANAKA, Shin-ichi , SHIMADA, Toshiyuki , KOJIMA, Tadashi , HIRAYAMA, Koichi , MORIYAMA, Yoshiaki , YOKOGAWA, Fumihiko , ARAI, Takao , TAKEUCHI, Toshifumi
IPC分类号： H03M05/14
CPC分类号： H03M5/145 , G11B20/1426
摘要： This digital modulation apparatus (DMA) includes ROM tables (201a, 201b, 201c, and 201d) for storing plural conversion tables (Tp(m) and Ts(m)) containing the runlength-limited code words (C) corresponding to the data words (D); end-runlength memories (203a and 203b) and evaluators (204a and 204b) for determining whether the runlength-limit constraints are satisfied in the interconnection between two consecutive code words when the data words (D(i)) to be converted are supplied; and a DSV controller (108) for storing each of the code words (C1(i) and C2(i)) that can be selected from two conversion tables (Tp(1) and Tp(4)) to buffer memories (105a and 105b) when the runlenght-limit constraints are satisfied, and selecting the code words (C(i)) with the greatest effect suppressing the low frequency component in the obtained signal when the code words (C(i)) are NRZI converted.
摘要翻译：该数字调制装置（DMA）包括用于存储包含与数据对应的游程限制码字（C）的多个转换表（Tp（m）和Ts（m））的ROM表格（201a，201b，201c和201d）词（D）; 用于在提供要转换的数据字（D（i））时确定在两个连续码字之间的互连中是否满足游程长度限制约束的终端游程长度存储器（203a和203b）和评估器（204a和204b）以及用于存储可以从两个转换表（Tp（1）和Tp（4））中选择的每个代码字（C1（i）和C2（i））的DSV控制器（108）到缓冲存储器（105a和 105b），并且当代码字（C（i））被NRZI转换时，以最大的效果选择抑制所获得信号中的低频分量的码字（C（i））。

2. 发明公开

EP0867073A1 A DIGITAL MODULATION APPARATUS, A DIGITAL MODULATION METHOD, AND A RECORDING MEDIUM THEREFOR 失效
标题翻译：数字调制设备和方法，以及记录介质THEREFOR
公开(公告)号：EP0867073A1
公开(公告)日：1998-09-30
申请号：EP96941844.0
申请日：1996-12-12
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , PIONEER ELECTRONIC CORPORATION , HITACHI, LTD.
发明人： TANAKA, Shin-ichi , SHIMADA, Toshiyuki , KOJIMA, Tadashi 77-19, Tomiokanishi 4-chome , HIRAYAMA, Koichi , MORIYAMA, Yoshiaki Corp. Res. and Devel. Labor. , YOKOGAWA, Fumihiko Corp. Res. and Devel. Labor. , ARAI, Takao , TAKEUCHI, Toshifumi D109, Obirin haitsu
IPC分类号： G11B20 , H03M5 , H03M7 , H04L25
CPC分类号： H03M5/145 , G11B20/1426
摘要： This digital modulation apparatus (DMA) includes ROM tables (201a, 201b, 201c, and 201d) for storing plural conversion tables (Tp(m) and Ts(m)) containing the runlength-limited code words (C) corresponding to the data words (D); end-runlength memories (203a and 203b) and evaluators (204a and 204b) for determining whether the runlength-limit constraints are satisfied in the interconnection between two consecutive code words when the data words (D(i)) to be converted are supplied; and a DSV controller (108) for storing each of the code words (C1(i) and C2(i)) that can be selected from two conversion tables (Tp(1) and Tp(4)) to buffer memories (105a and 105b) when the runlenght-limit constraints are satisfied, and selecting the code words (C(i)) with the greatest effect suppressing the low frequency component in the obtained signal when the code words (C(i)) are NRZI converted.

3. 发明授权

EP0867073B1 A DIGITAL MODULATION APPARATUS, A DIGITAL MODULATION METHOD, AND A RECORDING MEDIUM THEREFOR 失效
标题翻译：数字调制设备和方法，以及记录介质THEREFOR
公开(公告)号：EP0867073B1
公开(公告)日：2003-08-13
申请号：EP96941844.1
申请日：1996-12-12
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , PIONEER ELECTRONIC CORPORATION , Hitachi, Ltd.
发明人： TANAKA, Shin-ichi , SHIMADA, Toshiyuki , KOJIMA, Tadashi 77-19, Tomiokanishi 4-chome , HIRAYAMA, Koichi , MORIYAMA, Yoshiaki Corp. Res. and Devel. Labor. , YOKOGAWA, Fumihiko Corp. Res. and Devel. Labor. , ARAI, Takao , TAKEUCHI, Toshifumi D104, Acure Sugihara
IPC分类号： H03M5/14 , G11B20/14
CPC分类号： H03M5/145 , G11B20/1426
摘要： This digital modulation apparatus (DMA) includes ROM tables (201a, 201b, 201c, and 201d) for storing plural conversion tables (Tp(m) and Ts(m)) containing the runlength-limited code words (C) corresponding to the data words (D); end-runlength memories (203a and 203b) and evaluators (204a and 204b) for determining whether the runlength-limit constraints are satisfied in the interconnection between two consecutive code words when the data words (D(i)) to be converted are supplied; and a DSV controller (108) for storing each of the code words (C1(i) and C2(i)) that can be selected from two conversion tables (Tp(1) and Tp(4)) to buffer memories (105a and 105b) when the runlenght-limit constraints are satisfied, and selecting the code words (C(i)) with the greatest effect suppressing the low frequency component in the obtained signal when the code words (C(i)) are NRZI converted.

4. 发明申请

WO1996031952A1 DATA TRANSMISSION SYSTEM, DATA RECORDING AND REPRODUCING APPARATUS AND RECORDING MEDIUM EACH HAVING DATA STRUCTURE OF ERROR CORRECTING CODE 审中-公开
标题翻译：数据传输系统，数据记录和复制设备以及记录错误修正代码的数据结构记录中
公开(公告)号：WO1996031952A1
公开(公告)日：1996-10-10
申请号：PCT/JP1996000876
申请日：1996-04-01
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA
发明人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , TANAKA, Shin-ichi , SHIMBO, Masatoshi , YAMADA, Shinya , KOJIMA, Tadashi , HIRAYAMA, Koichi
IPC分类号： H03M13/00
CPC分类号： H03M13/2927 , G11B20/1833 , H03M13/29 , H03M13/2903 , H03M13/2909
摘要： In a data transmission system for transmitting information data with a parity of an error correcting code for correcting an error in the information data, a read-out controller controls a transmitter to transmit the information data and the parity so that each data component of the information data obtained by dividing the information data of one data block area into a plurality of data components and each parity component of the parity obtained by dividing the parity of one block area into a plurality of parity components are transmitted at intervals of each sector having a sector address, wherein the sector is defined as a data area obtained by dividing one data block area of a predetermined data amount into a plurality of sectors each having an identical data amount.
摘要翻译：在用于发送用于校正信息数据中的错误的纠错码的奇偶性的信息数据的数据传输系统中，读出控制器控制发送器发送信息数据和奇偶校验，使得信息的每个数据分量通过将一个数据块区域的信息数据划分为多个数据分量而获得的数据和通过将一个块区域的奇偶校验分成多个奇偶校验分量获得的奇偶校验分量的每个奇偶校验分量以具有扇区的每个扇区的间隔被发送地址，其中扇区被定义为通过将预定数据量的一个数据块区域划分成具有相同数据量的多个扇区而获得的数据区域。

5. 发明申请

WO1996032718A1 DATA PROCESSING METHOD FOR GENERATING ERROR CORRECTION PRODUCT CODE BLOCK, DATA PROCESSING METHOD FOR RECORDING DATA IN RECORDING MEDIUM, AND DATA PROCESSING DEVICE FOR DATA 审中-公开
标题翻译：用于产生错误校正产品代码块的数据处理方法，用于在记录介质中记录数据的数据处理方法和用于数据的数据处理设备
公开(公告)号：WO1996032718A1
公开(公告)日：1996-10-17
申请号：PCT/JP1996000956
申请日：1996-04-08
申请人： KABUSHIKI KAISHA TOSHIBA , MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： KABUSHIKI KAISHA TOSHIBA , MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KOJIMA, Tadashi , HIRAYAMA, Koichi , FUKUSHIMA, Yoshihisa , YUMIBA, Takashi
IPC分类号： G11B20/12
CPC分类号： H04L1/0057 , G11B20/18 , G11B20/1833 , H03M13/00 , H03M13/15 , H03M13/151 , H03M13/1515 , H03M13/29 , H03M13/2903 , H03M13/2906 , H03M13/2909 , H03M13/35 , H03M13/6516 , H04L1/0065
摘要： In line with progress in semiconductors and recording and transmission technologies, an error correcting capacity is enhanced by enlarging a size of an entire Reed Solomon error correction product code block with a redundancy rate kept constant. Unlike the way a Reed Solomon error correction product code block of (M + PO) x (N + PI) byte is conventionally constituted for information data of (M x N) byte, a Reed Solomon error correction product code block of (K x (M + 1) x (N + P)) bytes is constituted (A, B, C) for information data of (K x M x N) bytes so that K is made variable to make a size of an entire Reed Solomon error correction product code block variable, thereby enabling changing of an error correcting capacity substantially in proportion to K without increasing the redundancy rate.
摘要翻译：根据半导体和记录和传输技术的进步，通过以冗余率保持恒定的方式扩大整个Reed Solomon纠错产物码块的大小来增强纠错能力。与（M×N）字节的信息数据通常构成（M + PO）x（N + PI））字节的里德所罗门纠错乘积代码块的方式不同，（K x （M + 1）×（N + P））个字节构成（A，B，C）用于（K×M×N）个字节的信息数据，使得K变得可变，以使得整个里德所罗门误差校正乘积代码块变量，从而能够在不增加冗余率的情况下基本上与K成比例地改变纠错能力。

6. 发明申请

WO1996032780A1 DEVICE AND METHOD FOR CONVERTING/DECODING CODE AND RECORDING MEDIUM 审中-公开
标题翻译：用于转换/解码代码和记录介质的设备和方法
公开(公告)号：WO1996032780A1
公开(公告)日：1996-10-17
申请号：PCT/JP1996000967
申请日：1996-04-09
申请人： KABUSHIKI KAISHA TOSHIBA , MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
发明人： KABUSHIKI KAISHA TOSHIBA , MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , HIRAYAMA, Koichi , ISHIZAWA, Yoshiyuki , TANAKA, Shinichi , SHIMADA, Toshiyuki
IPC分类号： H03M07/14
CPC分类号： G11B20/1426 , H03M5/145
摘要： Source data of m bits are converted into conversion codes of n (n>m) bits and the inversion is also possible. The kinds of 15-bit codes which are the conversion codes of tables A-F and the caracteristic parts of the contents of the codes are as follows: Table A: The number of kinds is 175 and the codes have "00" at their ends. Table B: The number of kinds is 81 and the codes have "0010" at their ends. Table C: The number of kinds is 81 and the codes have "0001" at their ends. Table D: The number of kinds is 34 and the codes have "001001" at their ends. Table E: The number of kinds is 86 and the codes have "00" at their leading edges and ends. Table F: The number of kinds is 39 and the codes have "00" at their leading edges and "0010" at their ends. The currently inputted source data are held in a register R0 and the next inputted source data are held in a register R1. A control unit judges whether or not the run length of the connection between the two sets of source data meets conditions and generates the final conversion codes by selecting a table used.
摘要翻译： m位的源数据被转换为n（n> m）位的转换码，并且反转也是可能的。表A-F的转换代码和代码内容的特征部分的15位代码的种类如下：表A：种类数为175，代码的末端为“00”。表B：种类数为81，码端为“0010”。表C：种类数为81，码为“0001”。表D：种类数为34，码端为001001。表E：种类数为86，代码在前端和末端都有“00”。表F：种类数为39，代码前端为“00”，其末端为“0010”。当前输入的源数据保存在寄存器R0中，下一个输入的源数据保持在寄存器R1中。控制单元判断两组源数据之间的连接的运行长度是否满足条件，并通过选择所使用的表来生成最终的转换代码。

7. 发明申请

WO1996032716A1 OPTICAL RECORD CARRIER AND METHOD FOR RECORDING AND REPRODUCING SIGNALS THEREFROM 审中-公开
标题翻译：光记录载体及其记录和再现信号的方法
公开(公告)号：WO1996032716A1
公开(公告)日：1996-10-17
申请号：PCT/JP1996000877
申请日：1996-04-01
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI, Kaisha, Toshiba
发明人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI, Kaisha, Toshiba , MORIYA, Mitsurou , TANAKA, Shin-ichi , HIRAYAMA, Koichi
IPC分类号： G11B07/013
CPC分类号： G11B20/1217 , G11B7/0045 , G11B7/005 , G11B7/00745 , G11B7/013 , G11B20/10 , G11B20/22 , G11B27/3027
摘要： An optical record carrier (RC and RC'), and methods and apparatuses for recording and reproducing an information on and from said optical recording carrier (RC and RC'), whereby the effects of crosstalk from adjacent tracks (TR) is reduced, and stable tracing control is possible, is achieved. A recording track (TR) to which information (Sm) divided into sector units (S) is recorded is formed in a spiral or concentric pattern on the surface of the optical record carrier (RC and RC'). Each sector further comprises sixty frames (FRf). Each frame (FR) comprises a re-sync pattern (RS), frame address (FA), data (INF), and postamble (PA) fields. Identification information (SA) indentifying the sector location of the information (INF) is recorded to the data block of the first frame (FR1). The user data (UDf) is recorded after the data (INF) is scrambled using a value (SR) generated by a fifteen-stage maximum-length sequence generator (603) based on the value of this identification information (SA). The correlation between signals on adjacent tracks (TR) is thus reduced, and the effects of crosstalk are randomized, thus reducing the effect on the track error signal and enabling extremely stable tracking control.
摘要翻译：一种光学记录载体（RC和RC'）以及用于在所述光学记录载体（RC和RC'）上记录和再现信息的方法和装置，由此降低来自相邻轨道（TR）的串扰的影响，以及稳定的跟踪控制是可行的。在光学记录载体（RC和RC'）的表面上以螺旋或同心图案形成记录了划分成扇区单元（S）的信息（Sm））的记录轨道（TR）。每个扇区进一步包括六十帧（FRf）。每帧（FR）包括重新同步模式（RS），帧地址（FA），数据（INF）和后同步码（PA）字段。识别信息（INF）的扇区位置的识别信息（SA）被记录到第一帧（FR1）的数据块。基于该识别信息（SA）的值，使用由十五级最大长度序列发生器（603）生成的值（SR）对数据（INF）进行加扰后记录用户数据（UDf）。因此，相邻轨道（TR）上的信号之间的相关性被降低，并且串扰的影响被随机化，从而减少对轨道误差信号的影响并且实现极其稳定的跟踪控制。

8. 发明申请

WO1996032779A1 RECORDING MEDIUM, DIGITAL MODULATION/DEMODULATION APPARATUS AND DIGITAL MODULATION/DEMODULATION METHOD 审中-公开
标题翻译：记录媒体，数字调制/解调装置和数字调制/解调方法
公开(公告)号：WO1996032779A1
公开(公告)日：1996-10-17
申请号：PCT/JP1996000880
申请日：1996-04-01
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA
发明人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , TANAKA, Shin-ichi , SHIMADA, Toshiyuki , HIRAYAMA, Koichi , YAMADA, Hisashi
IPC分类号： H03M05/14
CPC分类号： G11B20/1426 , G11B2020/1469 , H03M5/145
摘要： The information to be recorded is divided into 8-bit long data words. Each data word is then converted to 14-bit long code word. The code words are sequentially connected with a one-bit merging bit inserted between the code words to define a code bit sequence. The run-length of 0s in the code bit sequence is limited to be between 2 and 11. The one-bit merging bit normally takes a bit value of 0, but is changed to 1 when any one of the Tmin control or Tmax control is applied so as to accomplish the run-length limitation. The Tmin control is applied when the adjacent bits on both sides of the merging bit are 1s. The Tmax control is applied when trailing P bits of a code word preceding the merging bit and leading Q bits of a code word following the merging bit are all 0s, provided that P + Q >/= 11, and in this case, at least either one of the P bits and Q bits has a bit sequence of (00000), and the bit sequence (00000) is changed to (00100).
摘要翻译：要记录的信息被分为8位长的数据字。然后将每个数据字转换成14位长码字。代码字与插入在代码字之间的一位合并位顺序连接，以定义代码位序列。码位序列中的0的行程长度限制在2到11之间。一位合并位通常取值为0，但当任何一个Tmin控制或Tmax控制为应用以实现游程限制。当合并位两侧的相邻位为1时，应用Tmin控制。如果P + Q> / = 11，并且在这种情况下，至少在合并位之后的码字的尾部P位和合并位之后的码字的前导Q位都为0，则应用Tmax控制 P位和Q位中的任一个具有（00000）的位序列，并且将位序列（00000）改变为（00100）。

9. 发明申请

WO1996031881A1 RECORDING MEDIUM, DATA TRANSMISSION METHOD AND APPARATUS, AND DATA REPRODUCTION METHOD AND APPARATUS 审中-公开
标题翻译：记录介质，数据传输方法和装置以及数据再现方法和装置
公开(公告)号：WO1996031881A1
公开(公告)日：1996-10-10
申请号：PCT/JP1996000879
申请日：1996-04-01
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA
发明人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , TANAKA, Shin-ichi , SHIMADA, Toshiyuki , KOJIMA, Tadashi , HIRAYAMA, Koichi
IPC分类号： G11B20/14
CPC分类号： H04L1/0057 , G11B20/1217 , G11B20/1426 , G11B27/19 , G11B27/3027 , G11B2220/20 , H03M5/145 , H03M13/23 , H04L7/041 , H04L25/4908
摘要： A data transmission apparatus for transmitting an original data has a converter for converting the original data to sequential data codes. The data code is formed by a combination of HIGH level binary codes and LOW level binary codes. The maximum length of continuous binary codes of one level, such as HIGH level, in the data codes is limited to Tmax, e.g., to 14T, in which T is a unit length representing one binary code, and the minimum length of continuous binary codes of one level, such as HIGH level, in the data codes is limited to Tmin, e.g., 3T. A generator generates a synchronization code. The synchronization code is formed by a combination of HIGH and LOW level binary codes. The synchronization code comprises an identifier having continuous binary codes of one level, such as HIGH level, with a predetermined length 16T which is 2T greater than Tmax. An inserter inserts the synchronization code intermittently in the sequential data codes.
摘要翻译：用于发送原始数据的数据发送装置具有用于将原始数据转换为顺序数据代码的转换器。数据代码由高级二进制代码和低级二进制代码的组合形成。数据码中一个等级的连续二进制码（如高电平）的最大长度限制在Tmax，例如14T，其中T是表示一个二进制码的单位长度，连续二进制码的最小长度数据码中的一级，如高电平，限于Tmin，例如3T。生成器生成同步代码。同步码由高和低电平二进制码的组合形成。同步码包括具有一个等级的连续二进制码的标识符，例如高电平，具有比Tmax大2T的预定长度16T。插入器在顺序数据代码中间歇地插入同步代码。

10. 发明申请

WO1996031880A1 RECORDING MEDIUM, RECORDING METHOD AND APPARATUS, AND REPRODUCTION METHOD AND APPARATUS 审中-公开
标题翻译：记录介质，记录方法和装置，以及再现方法和装置
公开(公告)号：WO1996031880A1
公开(公告)日：1996-10-10
申请号：PCT/JP1996000878
申请日：1996-04-01
申请人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA
发明人： MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. , KABUSHIKI KAISHA TOSHIBA , TANAKA, Shin-ichi , SHIMADA, Toshiyuki , KOJIMA, Tadashi , HIRAYAMA, Koichi
IPC分类号： G11B20/14
CPC分类号： G11B27/3027 , G11B20/1426 , G11B20/1813
摘要： A digital video disk stores data codes and multifunctional synchronization codes in a data structure. The synchronisation codes contain type information code identifying whether the synchronization code is located in a code sequence at the beginning of the data block, the beginning of a data block sector other than the first sector in the data block, the beginning of a line, or the middle of a line. The type information is expressed by two alternative patterns, type information code (1) and type information code (2), expressing the same information and differing in the number of 1s in the 5-bit sequence, i.e., an odd or even number of 1s. Which one of the two type information code pattern is used is selected according to the DSV so as to minimize bias in the dc component of the frame following the synchronization code.
摘要翻译：数字视频盘在数据结构中存储数据代码和多功能同步代码。同步码包含识别同步代码是否位于数据块开始处的代码序列中的类型信息代码，除了数据块中的第一扇区之外的数据块扇区的开始，行的开头，或者一条线的中间类型信息由两种替代模式表示，类型信息码（1）和类型信息码（2）表示相同的信息，并且在5位序列中的1的数量不同，即奇数或偶数 1秒。根据DSV选择使用两种类型信息码模式中的哪一种，以便最小化跟随同步码的帧的直流分量中的偏差。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式