专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20060106967A1 Multi-port system and method for routing a data element within an interconnection fabric 有权
公开(公告)号：US20060106967A1
公开(公告)日：2006-05-18
申请号：US11271273
申请日：2005-11-12
申请人： Lynne Brocco , Todd Comins , Nathan Dohm , David Mayhew , Carey McMaster
发明人： Lynne Brocco , Todd Comins , Nathan Dohm , David Mayhew , Carey McMaster
IPC分类号： G06F13/36
CPC分类号： G06F13/4027 , G06F13/404 , H04L49/25 , H04L49/252
摘要： The present invention relates generally to a generic fabric interconnect system and method for providing a data path between and among nodes and processing elements within an interconnection fabric. More specifically, there is provided a device accessible by a host processor for expanding access over a first bus to a second bus, the first bus and the second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, each device which comprise a link, a first circuit adapted to couple between the first bus and the link, and a second circuit adapted to couple between the link and the second bus, the first circuit and the second circuit each being operated as a bridge and being operable to (a) send outgoing information serially through said link in a form different from that of the first bus and the second bus (b) approve an initial exchange between the first bus and the second bus in response to pending bus transactions having a characteristic signifying a destination across a device, and (c) allow the host processor, communicating through the first bus, to individually address different selectable ones of the bus-compatible devices on the second bus: (i) using on the first bus substantially the same type of addressing as is used to access devices on the first bus, and (ii) without first employing a second, intervening one of the bus-compatible devices on the second bus.

2. 发明申请

US20050080976A1 Multi-port system and method for routing a data element within an interconnection fabric 有权
标题翻译：用于在互连结构中路由数据元素的多端口系统和方法
公开(公告)号：US20050080976A1
公开(公告)日：2005-04-14
申请号：US10945633
申请日：2004-09-21
申请人： Lynne Brocco , Todd Comins , Nathan Dohm , David Mayhew , Carey McMaster
发明人： Lynne Brocco , Todd Comins , Nathan Dohm , David Mayhew , Carey McMaster
IPC分类号： G06F13/40 , H04L12/56 , G06F13/00
CPC分类号： G06F13/4027 , G06F13/404 , H04L49/25 , H04L49/252
摘要： The present invention relates generally to a generic fabric interconnect system and method for providing a data path between and among nodes and processing elements within an interconnection fabric. More specifically, there is provided a device accessible by a host processor for expanding access over a first bus to a second bus, the first bus and the second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, each device which comprise a link, a first circuit adapted to couple between the first bus and the link, and a second circuit adapted to couple between the link and the second bus, the first circuit and the second circuit each being operated as a bridge and being operable to (a) send outgoing information serially through said link in a form different from that of the first bus and the second bus (b) approve an initial exchange between the first bus and the second bus in response to pending bus transactions having a characteristic signifying a destination across a device, and (c) allow the host processor, communicating through the first bus, to individually address different selectable ones of the bus-compatible devices on the second bus: (i) using on the first bus substantially the same type of addressing as is used to access devices on the first bus, and (ii) without first employing a second, intervening one of the bus-compatible devices on the second bus.
摘要翻译：本发明一般涉及用于在互连结构内的节点和处理单元之间提供数据路径的通用结构互连系统和方法。更具体地，提供了一种由主处理器访问的设备，用于将第一总线上的访问扩展到第二总线，第一总线和第二总线各自适于单独连接到多个总线兼容设备中的相应的总线，包括链路的每个设备，适于在第一总线和链路之间耦合的第一电路，以及适于在链路和第二总线之间耦合的第二电路，第一电路和第二电路各自作为桥接和可操作以（a）以与第一总线不同的形式串行地发送输出信息，并且第二总线（b）响应于具有一个或多个第一总线的未决总线事务来批准第一总线和第二总线之间的初始交换表征设备上的目的地的特征，以及（c）允许通过第一总线通信的主处理器在t上独立地寻址不同的可选择的总线兼容设备他的第二条总线：（i）在第一总线上使用与用于访问第一总线上的装置大致相同类型的寻址的第一总线，以及（ii）在第二总线兼容设备之间没有首先使用第二总线兼容设备总线。

3. 发明申请

US20050080959A1 Multi-port system and method for routing a data element within an interconnection fabric 有权
公开(公告)号：US20050080959A1
公开(公告)日：2005-04-14
申请号：US10945615
申请日：2004-09-21
申请人： Lynne Brocco , Todd Comins , Nathan Dohm , David Mayhew , Carey McMaster
发明人： Lynne Brocco , Todd Comins , Nathan Dohm , David Mayhew , Carey McMaster
IPC分类号： G06F13/40 , H04L12/56 , G06F13/00
CPC分类号： G06F13/4027 , G06F13/404 , H04L49/25 , H04L49/252
摘要： The present invention relates generally to a generic fabric interconnect system and method for providing a data path between and among nodes and processing elements within an interconnection fabric. More specifically, there is provided a device accessible by a host processor for expanding access over a first bus to a second bus, the first bus and the second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, each device which comprise a link, a first circuit adapted to couple between the first bus and the link, and a second circuit adapted to couple between the link and the second bus, the first circuit and the second circuit each being operated as a bridge and being operable to (a) send outgoing information serially through said link in a form different from that of the first bus and the second bus (b) approve an initial exchange between the first bus and the second bus in response to pending bus transactions having a characteristic signifying a destination across a device, and (c) allow the host processor, communicating through the first bus, to individually address different selectable ones of the bus-compatible devices on the second bus: (i) using on the first bus substantially the same type of addressing as is used to access devices on the first bus, and (ii) without first employing a second, intervening one of the bus-compatible devices on the second bus.

4. 发明申请

US20050041658A1 Configuration access mechanism for packet switching architecture 有权
标题翻译：分组交换架构的配置访问机制
公开(公告)号：US20050041658A1
公开(公告)日：2005-02-24
申请号：US10746043
申请日：2003-12-23
申请人： David Mayhew , Todd Comins , Lynne Brocco , Joseph Schaefer , Gary Solomon , Edward Butler
发明人： David Mayhew , Todd Comins , Lynne Brocco , Joseph Schaefer , Gary Solomon , Edward Butler
IPC分类号： H04L12/56
CPC分类号： H04L41/0803 , H04L49/65
摘要： A method for accessing a configuration space of a device is described. The method includes setting a first field of a packet to a value to specify a destination device, and setting a second field of the packet to a defined value to indicate that the packet is a configuration access packet. The method further includes setting a third field of the configuration access packet to a value to select one of a plurality of configuration apertures of a configuration space of the destination device, and setting a fourth field of the configuration access packet to a value to address a specific memory location within the selected aperture.
摘要翻译：描述用于访问设备的配置空间的方法。该方法包括将分组的第一字段设置为指定目的设备的值，并将该分组的第二字段设置为定义的值，以指示该分组是配置接入分组。该方法还包括将配置接入分组的第三字段设置为选择目的设备的配置空间的多个配置孔径中的一个，并将配置接入分组的第四个字段设置为寻址一个值所选光圈内的特定存储器位置。

5. 发明申请

US20050030963A1 Deadlock avoidance queuing mechanism 有权
标题翻译：死锁回避排队机制
公开(公告)号：US20050030963A1
公开(公告)日：2005-02-10
申请号：US10745737
申请日：2003-12-23
申请人： Gary Solomon , Edward Butler , Joseph Schaefer , David Mayhew , Todd Comins , Lynne Brocco
发明人： Gary Solomon , Edward Butler , Joseph Schaefer , David Mayhew , Todd Comins , Lynne Brocco
IPC分类号： H04L12/56 , H04L12/28
CPC分类号： H04L47/6205 , H04L47/39 , H04L47/50 , H04L47/56
摘要： A queuing mechanism is described for managing packets between agents of a computer system. The queuing mechanism includes an ordered queue including a plurality of queue registers to store a plurality of packets. The queuing mechanism also includes a bypass queue coupled to the ordered queue, wherein, if a packet at head of the ordered queue is a delayed request and is stalled for lack of flow control credit, then the stalled packet is moved into the bypass queue.
摘要翻译：描述了排队机制，用于在计算机系统的代理之间管理分组。排队机制包括包括多个队列寄存器以存储多个分组的有序队列。排队机构还包括耦合到有序队列的旁路队列，其中，如果排队队列的头部处的分组是延迟的请求，并且由于缺少流量控制信用而被停止，则停顿的分组被移动到旁路队列中。

6. 发明授权

US07809007B2 Low cost implementation for a device utilizing look ahead congestion management 有权
标题翻译：低成本实施的设备利用前瞻性拥塞管理
公开(公告)号：US07809007B2
公开(公告)日：2010-10-05
申请号：US10794067
申请日：2004-03-05
申请人： David Mayhew , Karl Meier , Nathan Dohm
发明人： David Mayhew , Karl Meier , Nathan Dohm
IPC分类号： H04L12/28 , H04L12/26 , H04J3/26
CPC分类号： H04L47/6205
摘要： The invention utilizes a separate queue per output port as implemented in the traditional simple queuing schemes of the prior art. Further, it also uses the information found in the packet header to determine the output port and the next output port. Based on this information, it utilizes queues dedicated to congested flows, or “Congested Flow” queues. When the switch determines that, based on the first output port and the second subsequent output port, a packet in the output queue is destined for a congested path, it sets the offending packet aside in a Congested Flow queue, thereby allowing other packets destined for the first output port to continue to be transmitted. In this way, the HOL blocking issue is addressed, without the need for a significantly increased number of output queues.
摘要翻译：本发明利用在现有技术的传统简单排队方案中实现的每个输出端口的单独队列。此外，它还使用分组报头中找到的信息来确定输出端口和下一个输出端口。基于此信息，它利用专用于拥塞流或“拥塞流”队列的队列。当交换机确定基于第一输出端口和第二后续输出端口时，输出队列中的数据包将发往拥塞路径，它将违规数据包置于拥塞流队列中，从而允许其他数据包发往第一个输出端口继续传输。以这种方式，解决了HOL阻塞问题，而不需要显着增加输出队列数量。

7. 发明申请

US20050195845A1 Low cost implementation for a device utilizing look ahead congestion management 有权
标题翻译：低成本实施的设备利用前瞻性拥塞管理
公开(公告)号：US20050195845A1
公开(公告)日：2005-09-08
申请号：US10794067
申请日：2004-03-05
申请人： David Mayhew , Karl Meier , Nathan Dohm
发明人： David Mayhew , Karl Meier , Nathan Dohm
IPC分类号： H04L12/28
CPC分类号： H04L47/6205
摘要： The invention utilizes a separate queue per output port as implemented in the traditional simple queuing schemes of the prior art. Further, it also uses the information found in the packet header to determine the output port and the next output port. Based on this information, it utilizes queues dedicated to congested flows, or “Congested Flow” queues. When the switch determines that, based on the first output port and the second subsequent output port, a packet in the output queue is destined for a congested path, it sets the offending packet aside in a Congested Flow queue, thereby allowing other packets destined for the first output port to continue to be transmitted. In this way, the HOL blocking issue is addressed, without the need for a significantly increased number of output queues.
摘要翻译：本发明利用在现有技术的传统简单排队方案中实现的每个输出端口的单独队列。此外，它还使用分组报头中找到的信息来确定输出端口和下一个输出端口。基于此信息，它利用专用于拥塞流或“拥塞流”队列的队列。当交换机确定基于第一输出端口和第二后续输出端口时，输出队列中的分组将发往拥塞路径，则将违规数据包置于拥塞流队列中，从而允许其他分组发往第一个输出端口继续传输。以这种方式，解决了HOL阻塞问题，而不需要显着增加输出队列数量。

8. 发明授权

US08531968B2 Low cost implementation for a device utilizing look ahead congestion management 有权
标题翻译：低成本实施的设备利用前瞻性拥塞管理
公开(公告)号：US08531968B2
公开(公告)日：2013-09-10
申请号：US12872795
申请日：2010-08-31
申请人： David Mayhew , Karl Meier , Nathan Dohm
发明人： David Mayhew , Karl Meier , Nathan Dohm
IPC分类号： G01R31/08 , H04L12/28
CPC分类号： H04L47/6205
摘要： The invention utilizes a separate queue per output port as implemented in the traditional simple queuing schemes of the prior art. Further, it also uses the information found in the packet header to determine the output port and the next output port. Based on this information, it utilizes queues dedicated to congested flows, or “Congested Flow” queues. When the switch determines that, based on the first output port and the second subsequent output port, a packet in the output queue is destined for a congested path, it sets the offending packet aside in a Congested Flow queue, thereby allowing other packets destined for the first output port to continue to be transmitted. In this way, the HOL blocking issue is addressed, without the need for a significantly increased number of output queues.
摘要翻译：本发明利用在现有技术的传统简单排队方案中实现的每个输出端口的单独队列。此外，它还使用分组报头中找到的信息来确定输出端口和下一个输出端口。基于此信息，它利用专用于拥塞流或“拥塞流”队列的队列。当交换机确定基于第一输出端口和第二后续输出端口时，输出队列中的数据包将发往拥塞路径，它将违规数据包置于拥塞流队列中，从而允许其他数据包发往第一个输出端口继续传输。以这种方式，解决了HOL阻塞问题，而不需要显着增加输出队列数量。

9. 发明授权

US07518996B2 Fast credit system 有权
标题翻译：信用体系快
公开(公告)号：US07518996B2
公开(公告)日：2009-04-14
申请号：US10942203
申请日：2004-09-16
申请人： David Mayhew , Nathan Dohm
发明人： David Mayhew , Nathan Dohm
IPC分类号： H04J1/16 , H04L12/28
CPC分类号： H04L47/10 , H04L47/39
摘要： The invention provides an improved architecture for credit based flow control. Briefly, the memory space within the receiving switch is separated into two parts, a statically allocated portion and a dynamically allocated portion. Packets are first placed in the dynamically allocated portion, and the credits are returned immediately. When the dynamically allocated portion has no additional space, the packets are then stored in the memory portion statically allocated to the specific virtual circuit. Credits are returned when the packets are removed from the statically allocated memory portion. This scenario allows the immediate return of credits when there is space available in the dynamically allocated memory portion. It also allows improved sharing of the overall memory since more of the overall memory can be made available to a particular virtual circuit.
摘要翻译：本发明提供了一种用于基于信用的流量控制的改进的架构。简而言之，接收交换机内的存储器空间分为静态分配部分和动态分配部分两部分。数据包首先被放置在动态分配的部分中，并且立即返回信用。当动态分配的部分没有额外的空间时，分组然后被存储在静态分配给特定虚拟电路的存储器部分中。当数据包从静态分配的内存部分中删除时，将返回积分。这种情况允许在动态分配的存储器部分中存在可用空间时立即返回信用。它还允许改进的总体存储器的共享，因为整个存储器的更多可以被提供给特定的虚拟电路。

10. 发明申请

US20110044175A1 LOW COST IMPLEMENTATION FOR A DEVICE UTILIZING LOOK AHEAD CONGESTION MANAGEMENT 有权
标题翻译：使用前瞻性约束管理的设备的低成本实施
公开(公告)号：US20110044175A1
公开(公告)日：2011-02-24
申请号：US12872795
申请日：2010-08-31
申请人： David Mayhew , Karl Meier , Nathan Dohm
发明人： David Mayhew , Karl Meier , Nathan Dohm
IPC分类号： H04L12/26
CPC分类号： H04L47/6205
摘要： The invention utilizes a separate queue per output port as implemented in the traditional simple queuing schemes of the prior art. Further, it also uses the information found in the packet header to determine the output port and the next output port. Based on this information, it utilizes queues dedicated to congested flows, or “Congested Flow” queues. When the switch determines that, based on the first output port and the second subsequent output port, a packet in the output queue is destined for a congested path, it sets the offending packet aside in a Congested Flow queue, thereby allowing other packets destined for the first output port to continue to be transmitted. In this way, the HOL blocking issue is addressed, without the need for a significantly increased number of output queues.
摘要翻译：本发明利用在现有技术的传统简单排队方案中实现的每个输出端口的单独队列。此外，它还使用分组报头中找到的信息来确定输出端口和下一个输出端口。基于此信息，它利用专用于拥塞流或“拥塞流”队列的队列。当交换机确定基于第一输出端口和第二后续输出端口时，输出队列中的数据包将发往拥塞路径，它将违规数据包置于拥塞流队列中，从而允许其他数据包发往第一个输出端口继续传输。以这种方式，解决了HOL阻塞问题，而不需要显着增加输出队列数量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式