专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06680681B1 High speed FIR transmitter 有权
标题翻译：高速FIR发射机
公开(公告)号：US06680681B1
公开(公告)日：2004-01-20
申请号：US10249795
申请日：2003-05-08
申请人： Louis L. Hsu , William R. Kelly , Joseph Natonio , Karl D. Selander , Michael A. Sorna
发明人： Louis L. Hsu , William R. Kelly , Joseph Natonio , Karl D. Selander , Michael A. Sorna
IPC分类号： H03M110
CPC分类号： H04L25/0288 , H03M1/661 , H03M1/742
摘要： A transmitter for driving a transmission medium employs pre-distortion to predistort the signals leaving the driver so that they will have an acceptable shape when they reach their destination and have been distorted by imperfections in the transmission medium. The change to pulse height is accomplished by means of a current steering unit that directs a controllable amount of current into the line for each pulse while maintaining the total sum of current that is generated constant in order to reduce noise. Control coefficients for the current steering unit are manipulated in an nxm register that automatically maintains the total number of bits constant while bits are moved from a location that controls a first current driver to a location that controls a second current driver with different properties.
摘要翻译：用于驱动传输介质的发射机使用预失真来预先离开驾驶员的信号，使得当它们到达其目的地并且由于传输介质中的缺陷而变形时，它们将具有可接受的形状。脉冲高度的改变是通过一个电流转向单元实现的，该电流转向单元将可控量的电流引导到每个脉冲的线中，同时保持恒定的电流的总和以减少噪声。用于当前转向单元的控制系数在nxm寄存器中进行操作，该nxm寄存器自动维持总位数恒定，而位从控制第一当前驱动器的位置移动到控制具有不同属性的第二当前驱动器的位置。

2. 发明授权

US07486114B2 Signal detector with calibration circuit arrangement 有权
标题翻译：具有校准电路布置的信号检测器
公开(公告)号：US07486114B2
公开(公告)日：2009-02-03
申请号：US11383821
申请日：2006-05-17
申请人： Minhan Chen , Louis Hsu , Joseph Natonio , Karl D. Selander , Michael A. Sorna , Steven J. Zier
发明人： Minhan Chen , Louis Hsu , Joseph Natonio , Karl D. Selander , Michael A. Sorna , Steven J. Zier
IPC分类号： H03K5/19
CPC分类号： H04L25/0274 , H04L25/0296
摘要： A signal detector and method to detect the presence or absence of an incoming differential signal. The method nullifies the DC off-set of the signal detector so that it can detect a signal within a very narrow window. The common mode levels of the signal and reference paths are used for calibration which is done automatically by use of an embedded algorithm residing in a digital block. The calibration range and resolution are predetermined to cope with the technology, modeling, design methodology and human error.
摘要翻译：一种用于检测输入差分信号的存在或不存在的信号检测器和方法。该方法使信号检测器的DC偏移无效，使得其可以在非常窄的窗口内检测信号。信号和参考路径的共模电平用于通过使用位于数字块中的嵌入式算法自动完成的校准。预定校准范围和分辨率，以应对技术，建模，设计方法和人为错误。

3. 发明申请

US20070271054A1 Signal Detector with Calibration Circuit Arrangement 有权
标题翻译：具有校准电路布置的信号检测器
公开(公告)号：US20070271054A1
公开(公告)日：2007-11-22
申请号：US11383821
申请日：2006-05-17
申请人： Minhan Chen , Louis Hsu , Joseph Natonio , Karl D. Selander , Michael A. Sorna , Steven J. Zier
发明人： Minhan Chen , Louis Hsu , Joseph Natonio , Karl D. Selander , Michael A. Sorna , Steven J. Zier
IPC分类号： G06F19/00
CPC分类号： H04L25/0274 , H04L25/0296
摘要： A signal detector and method detect the presence or absence of an incoming differential signal. The method nullifies the DC off-set of the signal detector so that it can detect a signal within a very narrow window. The common mode levels of the signal and reference paths are used for calibration which is done automatically by use of an embedded algorithm residing in a digital block. The calibration range and resolution are predetermined to cope with the technology, modeling, design methodology and human error.
摘要翻译：信号检测器和方法检测输入差分信号的存在或不存在。该方法使信号检测器的DC偏移无效，使得其可以在非常窄的窗口内检测信号。信号和参考路径的共模电平用于通过使用位于数字块中的嵌入式算法自动完成的校准。预定校准范围和分辨率，以应对技术，建模，设计方法和人为错误。

4. 发明授权

US07352815B2 Data transceiver and method for equalizing the data eye of a differential input data signal 有权
标题翻译：用于均衡差分输入数据信号的数据眼的数据收发器和方法
公开(公告)号：US07352815B2
公开(公告)日：2008-04-01
申请号：US10604025
申请日：2003-06-23
申请人： Hibourahima Camara , Joseph Natonio , Karl D. Selander , Michael A. Sorna , Jeremy K. Stephens , Daniel W. Storaska
发明人： Hibourahima Camara , Joseph Natonio , Karl D. Selander , Michael A. Sorna , Jeremy K. Stephens , Daniel W. Storaska
IPC分类号： H04B3/00
CPC分类号： H04L25/03885
摘要： Apparatus and method for counteracting high frequency attenuation of a differential input data signal as the signal is conducted through a data link. A differential input data signal is transmitted from a transmitter to a receiver through a data link. The data eye of the differential input data signal is modified at the transmitter in response to feedback from the receiver where the extent of the data eye of the differential input data signal, after being conducted through the data link, is determined. The feedback to the transmitter, dependent on the determination of the extent of the data eye, controls the data eye at the transmitter and the equalization of the differential input data signal by adapting the differential input data signal to anticipate high frequency attenuation of the differential input data signal in the data link.
摘要翻译：当通过数据链路传送信号时，抵消差分输入数据信号的高频衰减的装置和方法。差分输入数据信号通过数据链路从发送器发送到接收器。差分输入数据信号的数据眼睛响应于来自接收机的反馈在发射机处被修改，其中差分输入数据信号在通过数据链路传导之后的数据眼的程度被确定。取决于数据眼的范围的确定，对发射机的反馈通过调整差分输入数据信号来预测差分输入的高频衰减来控制发射机上的数据眼和差分输入数据信号的均衡数据链路中的数据信号。

5. 发明授权

US06949981B2 Dynamic threshold for VCO calibration 有权
标题翻译： VCO校准的动态阈值
公开(公告)号：US06949981B2
公开(公告)日：2005-09-27
申请号：US10708233
申请日：2004-02-18
申请人： Joseph Natonio , Michael A. Sorna
发明人： Joseph Natonio , Michael A. Sorna
IPC分类号： H03L7/00 , H03L7/099 , H03L7/10 , H03L7/18
CPC分类号： H03L7/099 , H03L7/10 , H03L7/18
摘要： A voltage controlled oscillator (VCO) is provided which includes a threshold level setting circuit operable to set a lower variable threshold level and to set an upper variable threshold level. The VCO includes a frequency band selection unit operable to adjust a frequency band setting of the VCO to one of a plurality of frequency band settings. The VCO further includes a comparator operable to determine whether a control voltage of the VCO falls between the lower threshold level and the upper threshold level. The VCO further includes a threshold adjustment and calibration circuit operable to maintain the frequency band setting when the control voltage falls between the lower and upper threshold levels. Otherwise, when the control voltage lies below the lower threshold level, the lower threshold level is adjusted downward and the upper threshold level is adjusted upward, and when the control voltage lies above the upper threshold level, the frequency band selection is increased to a next higher frequency band.
摘要翻译：提供了一种压控振荡器（VCO），其包括阈值电平设置电路，其可操作以设置较低的可变阈值电平并设置较高的可变阈值电平。 VCO包括频带选择单元，其可操作以将VCO的频带设置调整为多个频带设置中的一个。 VCO还包括比较器，其可操作以确定VCO的控制电压是否落在下阈值电平和上阈值电平之间。 VCO还包括阈值调整和校准电路，其可操作以在控制电压落在下限和上限阈值水平之间时维持频带设置。否则，当控制电压低于下阈值电平时，下阈值电平向下调整，上阈值电平向上调整，当控制电压高于上阈值电平时，频段选择增加到下一阈值较高频段。

6. 发明授权

US07974304B2 Out of band signaling enhancement for high speed serial driver 有权
标题翻译：用于高速串行驱动器的带外信令增强
公开(公告)号：US07974304B2
公开(公告)日：2011-07-05
申请号：US11759396
申请日：2007-06-07
申请人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
IPC分类号： H04L12/43
CPC分类号： G06F13/4286
摘要： An integrated microelectronic serial driver is provided which is operable to transmit a differential pattern signal during a burst interval and a predetermined common mode voltage level during a second interval between adjacent burst intervals, the serial driver including at least one pre-driver and a driver coupled to an output of the pre-driver for transmitting the differential communication signal. A switching circuit is operable to switch the serial driver between a first power supply voltage level for the burst interval and the predetermined common mode voltage level, wherein the predetermined common mode voltage level is independent of variations in power supply voltage conditions and temperature conditions.
摘要翻译：提供集成的微电子串行驱动器，其可操作以在相邻突发间隔期间的第二间隔期间在突发间隔期间和预定共模电压电平期间发送差分模式信号，所述串行驱动器包括至少一个预驱动器和耦合的驱动器到用于发送差分通信信号的预驱动器的输出。开关电路可操作以在脉冲串间隔的第一电源电压电平和预定共模电压电平之间切换串行驱动器，其中预定共模电压电平与电源电压条件和温度条件的变化无关。

7. 发明申请

US20090300562A1 Design structure for out of band signaling enhancement for high speed serial driver 有权
标题翻译：用于高速串行驱动程序的带外信令增强的设计结构
公开(公告)号：US20090300562A1
公开(公告)日：2009-12-03
申请号：US12154796
申请日：2008-05-27
申请人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
IPC分类号： G06F17/50
CPC分类号： G06F13/4295
摘要： A design structure is provided for a microelectronic serial driver. The serial driver is operable to transmit a differential pattern signal during a burst interval and a predetermined common mode voltage level during a second interval between adjacent burst intervals, the serial driver including at least one pre-driver and a driver coupled to an output of the pre-driver for transmitting the differential communication signal. A switching circuit is operable to switch the serial driver between a first power supply voltage level for the burst interval and the predetermined common mode voltage level, wherein the predetermined common mode voltage level is independent of variations in power supply voltage conditions and temperature conditions.
摘要翻译：为微电子串行驱动器提供了一种设计结构。串行驱动器可操作以在相邻突发间隔期间的第二间隔期间在突发间隔期间和预定共模电压电平期间发送差分模式信号，该串行驱动器包括至少一个预驱动器和耦合到该输出的驱动器用于发送差分通信信号的预驱动器。开关电路可操作以在脉冲串间隔的第一电源电压电平和预定共模电压电平之间切换串行驱动器，其中预定共模电压电平与电源电压条件和温度条件的变化无关。

8. 发明申请

US20080304509A1 OUT OF BAND SIGNALING ENHANCEMENT FOR HIGH SPEED SERIAL DRIVER 有权
标题翻译：用于高速串行驱动器的带式信号增强
公开(公告)号：US20080304509A1
公开(公告)日：2008-12-11
申请号：US11759396
申请日：2007-06-07
申请人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
IPC分类号： H04L12/43
CPC分类号： G06F13/4286
摘要： An integrated microelectronic serial driver is provided which is operable to transmit a differential pattern signal during a burst interval and a predetermined common mode voltage level during a second interval between adjacent burst intervals, the serial driver including at least one pre-driver and a driver coupled to an output of the pre-driver for transmitting the differential communication signal. A switching circuit is operable to switch the serial driver between a first power supply voltage level for the burst interval and the predetermined common mode voltage level, wherein the predetermined common mode voltage level is independent of variations in power supply voltage conditions and temperature conditions.
摘要翻译：提供集成的微电子串行驱动器，其可操作以在相邻突发间隔期间的第二间隔期间在突发间隔期间和预定共模电压电平期间发送差分模式信号，所述串行驱动器包括至少一个预驱动器和耦合的驱动器到用于发送差分通信信号的预驱动器的输出。开关电路可操作以在脉冲串间隔的第一电源电压电平和预定共模电压电平之间切换串行驱动器，其中预定共模电压电平与电源电压条件和温度条件的变化无关。

9. 发明授权

US08144726B2 Structure for out of band signaling enhancement for high speed serial driver 有权
标题翻译：用于高速串行驱动程序的带外信令增强的结构
公开(公告)号：US08144726B2
公开(公告)日：2012-03-27
申请号：US12154796
申请日：2008-05-27
申请人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Joseph Natonio , James D. Rockrohr , Michael A. Sorna
IPC分类号： H04L12/43 , G06F17/50
CPC分类号： G06F13/4295
摘要： A design structure is provided for a microelectronic serial driver. The serial driver is operable to transmit a differential pattern signal during a burst interval and a predetermined common mode voltage level during a second interval between adjacent burst intervals, the serial driver including at least one pre-driver and a driver coupled to an output of the pre-driver for transmitting the differential communication signal. A switching circuit is operable to switch the serial driver between a first power supply voltage level for the burst interval and the predetermined common mode voltage level, wherein the predetermined common mode voltage level is independent of variations in power supply voltage conditions and temperature conditions.
摘要翻译：为微电子串行驱动器提供了一种设计结构。串行驱动器可操作以在相邻突发间隔期间的第二间隔期间在突发间隔期间和预定共模电压电平期间发送差分模式信号，该串行驱动器包括至少一个预驱动器和耦合到该输出的驱动器用于发送差分通信信号的预驱动器。开关电路可操作以在脉冲串间隔的第一电源电压电平和预定共模电压电平之间切换串行驱动器，其中预定共模电压电平与电源电压条件和温度条件的变化无关。

10. 发明授权

US08219041B2 Design structure for transmitter bandwidth optimization circuit 有权
标题翻译：发射机带宽优化电路的设计结构
公开(公告)号：US08219041B2
公开(公告)日：2012-07-10
申请号：US11985963
申请日：2007-11-19
申请人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
发明人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
IPC分类号： H04B1/02
CPC分类号： H04L25/0286 , H04L25/03343
摘要： A design structure embodied in a machine-readable medium used in a design process provides a transmitter having a frequency response controllable in accordance with an operational parameter, and may include a storage operable to store operational parameters for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. A sensor can be used to detect an operating condition. In response to a change in the detected operating condition, a stored operational parameter corresponding to the detected operating condition can be used to control the frequency response of the transmitter.
摘要翻译：体现在设计过程中使用的机器可读介质中的设计结构提供具有根据操作参数可控的频率响应的发射机，并且可以包括可操作地存储用于控制每个发射机的频率响应的操作参数的存储器的多个相应的操作条件。可以使用传感器来检测操作状态。响应于检测到的操作条件的变化，可以使用与检测到的操作条件对应的存储的操作参数来控制发送器的频率响应。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式