专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110025655A1 OPERATIONAL AMPLIFIER AND SEMICONDUCTOR DEVICE USING THE SAME 审中-公开
标题翻译：操作放大器和使用相同的半导体器件
公开(公告)号：US20110025655A1
公开(公告)日：2011-02-03
申请号：US12847664
申请日：2010-07-30
申请人： Kouichi Nishimura , Atsushi Shimatani , Hiromichi Ohtsuka
发明人： Kouichi Nishimura , Atsushi Shimatani , Hiromichi Ohtsuka
IPC分类号： H03F3/45 , G06F3/038
CPC分类号： H03F3/505 , G09G3/3688 , H03F3/3022 , H03F3/45219 , H03F3/45475 , H03F2203/45138 , H03F2203/45302 , H03F2203/45311 , H03F2203/45396 , H03F2203/45631 , H03F2203/45722 , H03F2203/5031
摘要： An operational amplifier is provide with: a first MOS transistor pair connected to a non-inverting input terminal and an inverting input terminal; an intermediate stage connected to the first MOS transistor pair connected to the first MOS transistor pair; a first output transistor having a drain connected to an output terminal; and a first source follower. The first source follower is inserted between a gate of the first output transistor and a first output node of the intermediate stage.
摘要翻译：运算放大器提供：连接到非反相输入端和反相输入端的第一MOS晶体管对; 连接到连接到第一MOS晶体管对的第一MOS晶体管对的中间级; 第一输出晶体管，其漏极连接到输出端子; 和第一源跟随器。第一源极跟随器被插入在第一输出晶体管的栅极和中间级的第一输出节点之间。

2. 发明申请

US20100033463A1 Operational amplifier circuit and display panel driving apparatus 审中-公开
标题翻译：运算放大器电路和显示面板驱动装置
公开(公告)号：US20100033463A1
公开(公告)日：2010-02-11
申请号：US12461115
申请日：2009-07-31
申请人： Kouichi Nishimura , Hiromichi Ohtsuka
发明人： Kouichi Nishimura , Hiromichi Ohtsuka
IPC分类号： G09G5/00 , H03F3/45
CPC分类号： H03F3/45219 , G09G3/3688 , G09G3/3696 , G09G2310/0291 , G09G2310/0297 , H03F3/3022 , H03F2203/45244 , H03F2203/45724
摘要： An operational amplifier circuit includes: an input stage for generating an internal current corresponding to a potential difference between inverting and non-inverting input terminals; and an output stage for driving an output terminal in response to the internal current. The output terminal includes: a floating current source through which the internal current flows; a PMOS transistor for driving the output terminal corresponding to a potential of a first terminal of the floating current source; and an NMOS transistor for driving the output terminal corresponding to a potential of a second terminal of the floating current source. The floating current source includes: a PMOS transistor whose source and drain are respectively connected to the first and second terminals; and an NMOS transistor whose drain and source are respectively connected to the first and second terminals. A depletion transistor is used as the latter NMOS transistor.
摘要翻译：运算放大器电路包括：输入级，用于产生对应于反相和非反相输入端之间的电位差的内部电流; 以及用于响应于内部电流驱动输出端子的输出级。输出端子包括：内部电流流过的浮动电流源; 用于驱动对应于浮动电流源的第一端子的电位的输出端子的PMOS晶体管; 以及用于驱动对应于浮动电流源的第二端子的电位的输出端子的NMOS晶体管。浮动电流源包括：PMOS晶体管，其源极和漏极分别连接到第一和第二端子; 以及NMOS晶体管，其漏极和源极分别连接到第一和第二端子。耗尽晶体管用作后一个NMOS晶体管。

3. 发明授权

US08604844B2 Output circuit 有权
标题翻译：输出电路
公开(公告)号：US08604844B2
公开(公告)日：2013-12-10
申请号：US13195546
申请日：2011-08-01
申请人： Kouichi Nishimura , Hiromichi Ohtsuka , Toshikazu Murata
发明人： Kouichi Nishimura , Hiromichi Ohtsuka , Toshikazu Murata
IPC分类号： H03K3/00
CPC分类号： H03K19/018528
摘要： An output circuit includes a first output transistor disposed between a higher-potential power supply terminal and an external output terminal, a current flowing from the source of the first output transistor to the drain thereof being controlled on the basis of an external input signal; a second output transistor disposed between a lower-potential power supply terminal and the external output terminal, a current flowing from the source of the second output transistor to the drain thereof being controlled on the basis of an external input signal; and a clamping transistor having a first terminal and a control terminal, the first terminal and the control terminal being coupled to the gate of the first output transistor, and a second terminal coupled to the drain of the first output transistor.
摘要翻译：输出电路包括设置在高电位电源端子和外部输出端子之间的第一输出晶体管，基于外部输入信号控制从第一输出晶体管的源极到其漏极的电流; 设置在低电位电源端子和外部输出端子之间的第二输出晶体管，基于外部输入信号控制从第二输出晶体管的源极流向其漏极的电流; 以及具有第一端子和控制端子的钳位晶体管，所述第一端子和所述控制端子耦合到所述第一输出晶体管的栅极，以及耦合到所述第一输出晶体管的漏极的第二端子。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式