专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20060140293A1 Method for detecting signal and estimating symbol timing 审中-公开
标题翻译：检测信号和估计符号定时的方法
公开(公告)号：US20060140293A1
公开(公告)日：2006-06-29
申请号：US11183214
申请日：2005-07-15
申请人： Ko-Yin Lai , Wan-Jen Tsai , Hung-Jua Ting
发明人： Ko-Yin Lai , Wan-Jen Tsai , Hung-Jua Ting
IPC分类号： H04K1/10 , H04L27/06
CPC分类号： H04L27/2662 , H04L27/2613 , H04L27/2659 , H04L27/2675
摘要： A method for detecting signal and estimating symbol timing is provided. The method is applicable to the receiver in an OFDM system. The method uses the autocorrelation of the short preamble of input signals to detect signals, and performs the coarse frequency offset compensation at the same time. Then, the end of the short preamble for the input signals is detected by the signal detection. The compensated signals are cross-correlated with the portion of the long preamble or that of guard interval together with the long preamble. In addition, the method uses the information for the end of the short preamble to find out a range of the sliding window for estimating symbol timing. In such a manner, the method can make sure of the accuracy for the symbol timing.
摘要翻译：提供了一种用于检测信号和估计符号定时的方法。该方法适用于OFDM系统中的接收机。该方法使用输入信号的短前置码的自相关来检测信号，同时执行粗频偏移补偿。然后，通过信号检测来检测输入信号的短前置码的结束。补偿信号与长前导码的部分或保护间隔的部分与长前同步码互相关。此外，该方法使用用于短前导码结束的信息来找出用于估计符号定时的滑动窗口的范围。以这种方式，该方法可以确保符号定时的准确性。

2. 发明授权

US08300741B2 Interference detector and method thereof 有权
标题翻译：干涉检测器及其方法
公开(公告)号：US08300741B2
公开(公告)日：2012-10-30
申请号：US12789244
申请日：2010-05-27
申请人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
发明人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
IPC分类号： H04L27/06
CPC分类号： H04L27/2647
摘要： An interference detector receives a data stream including predetermined symbols that include a first data and a second data, between which is a frequency offset. The interference detector includes a correlation apparatus that generates a first correlation result and a second correlation result according to the data stream; a power searching unit, coupled to the correlation apparatus, that generates a first maximum correlation result and a first neighboring power according to the first correlation result, and generates a second maximum correlation result and a second neighboring power according to the second correlation result; and a determining unit, coupled to the power searching unit, that generates a determination result according to the first maximum correlation result, the first neighboring power, the second maximum correlation result and the second neighboring power to indicate existence of interferences.
摘要翻译：干扰检测器接收包括包括第一数据和第二数据的预定符号的数据流，其间是频率偏移。所述干扰检测器包括：相关装置，其根据所述数据流生成第一相关结果和第二相关结果; 功率搜索单元，耦合到所述相关装置，根据所述第一相关结果产生第一最大相关结果和第一相邻功率，并且根据所述第二相关结果产生第二最大相关结果和第二相邻功率; 以及确定单元，耦合到所述功率搜索单元，其根据所述第一最大相关结果，所述第一相邻功率，所述第二最大相关结果和所述第二相邻功率生成用于指示干扰的存在的确定结果。

3. 发明申请

US20100284498A1 Circuit for Detecting a Predetermined Symbol in a Digital Data Stream and Associated Method 有权
标题翻译：用于检测数字数据流中的预定符号的电路及相关方法
公开(公告)号：US20100284498A1
公开(公告)日：2010-11-11
申请号：US12728912
申请日：2010-03-22
申请人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
发明人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
IPC分类号： H04L27/06
CPC分类号： H04L27/2647
摘要： A circuit for detecting a predetermined symbol of a digital data stream includes a frequency shifter, a correlator, a filter and a decision unit. The frequency shifter performs inverse-frequency shifting upon a first data to generate a first frequency-shifted data. The correlator calculates correlation upon the first frequency-shifted data and a second data to generate a correlated data. The filter, coupled to the correlator, filters and the correlated data to generate a filtered correlated data according to a time-domain windowing length. The decision unit, coupled to the filter, determines the predetermined symbol from the digital data stream according to the filtered correlated data.
摘要翻译：用于检测数字数据流的预定符号的电路包括移频器，相关器，滤波器和判定单元。移频器对第一数据进行反频移位以产生第一频移数据。相关器计算第一频移数据的相关性和第二数据以产生相关数据。耦合到相关器的滤波器，滤波器和相关数据，以根据时域开窗长度生成经滤波的相关数据。耦合到滤波器的判定单元根据滤波的相关数据从数字数据流中确定预定符号。

4. 发明授权

US08654669B2 Packet receiver and packet processing method thereof 有权
标题翻译：分组接收机及其分组处理方法
公开(公告)号：US08654669B2
公开(公告)日：2014-02-18
申请号：US13432103
申请日：2012-03-28
申请人： Yi-Ying Liao , Ko-Yin Lai , Wei-Hung Liu , Tung-Sheng Lin , Tai-Lai Tung
发明人： Yi-Ying Liao , Ko-Yin Lai , Wei-Hung Liu , Tung-Sheng Lin , Tai-Lai Tung
IPC分类号： H04L12/26
CPC分类号： H04N21/4305 , H04N21/44209
摘要： A packet processing method applied in a packet receiver is provided. An approximate bit rate is first determined according to time stamps of two different packets. The approximate bit rate is corrected according to a time stamp of another packet to generate a fine-tuned bit rate. According to the fine-tuned bit rate, one or more subsequent packets are read out from a buffer. The time stamp of a subsequent packet is provided according to the approximate bit rate.
摘要翻译：提供了一种应用在分组接收机中的分组处理方法。首先根据两个不同数据包的时间戳确定近似比特率。根据另一个分组的时间戳来校正近似比特率以产生微调比特率。根据微调比特率，从缓冲器读出一个或多个后续分组。根据近似比特率提供后续分组的时间戳。

5. 发明授权

US08675787B2 Circuit for detecting a predetermined symbol in a digital data stream and associated method 有权
标题翻译：用于检测数字数据流中的预定符号的电路和相关方法
公开(公告)号：US08675787B2
公开(公告)日：2014-03-18
申请号：US12728912
申请日：2010-03-22
申请人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
发明人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
IPC分类号： H04L27/06
CPC分类号： H04L27/2647
摘要： A circuit for detecting a predetermined symbol of a digital data stream includes a frequency shifter, a correlator, a filter and a decision unit. The frequency shifter performs inverse-frequency shifting upon a first data to generate a first frequency-shifted data. The correlator calculates correlation upon the first frequency-shifted data and a second data to generate a correlated data. The filter, coupled to the correlator, filters and the correlated data to generate a filtered correlated data according to a time-domain windowing length. The decision unit, coupled to the filter, determines the predetermined symbol from the digital data stream according to the filtered correlated data.
摘要翻译：用于检测数字数据流的预定符号的电路包括移频器，相关器，滤波器和判定单元。移频器对第一数据进行反频移位以产生第一频移数据。相关器计算第一频移数据的相关性和第二数据以产生相关数据。耦合到相关器的滤波器，滤波器和相关数据，以根据时域开窗长度生成经滤波的相关数据。耦合到滤波器的判定单元根据滤波的相关数据从数字数据流中确定预定符号。

6. 发明申请

US20100329396A1 Interference Detector and Method Thereof 有权
标题翻译：干扰检测器及其方法
公开(公告)号：US20100329396A1
公开(公告)日：2010-12-30
申请号：US12789244
申请日：2010-05-27
申请人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
发明人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
IPC分类号： H04L27/06 , H03D1/04 , H04B1/10
CPC分类号： H04L27/2647
摘要： An interference detector receives a data stream including predetermined symbols that include a first data and a second data, between which is a frequency offset. The interference detector includes a correlation apparatus that generates a first correlation result and a second correlation result according to the data stream; a power searching unit, coupled to the correlation apparatus, that generates a first maximum correlation result and a first neighboring power according to the first correlation result, and generates a second maximum correlation result and a second neighboring power according to the second correlation result; and a determining unit, coupled to the power searching unit, that generates a determination result according to the first maximum correlation result, the first neighboring power, the second maximum correlation result and the second neighboring power to indicate existence of interferences.
摘要翻译：干扰检测器接收包括包括第一数据和第二数据的预定符号的数据流，其间是频率偏移。所述干扰检测器包括：相关装置，其根据所述数据流生成第一相关结果和第二相关结果; 功率搜索单元，耦合到所述相关装置，根据所述第一相关结果产生第一最大相关结果和第一相邻功率，并且根据所述第二相关结果产生第二最大相关结果和第二相邻功率; 以及确定单元，耦合到所述功率搜索单元，其根据所述第一最大相关结果，所述第一相邻功率，所述第二最大相关结果和所述第二相邻功率生成用于指示干扰的存在的确定结果。

7. 发明申请

US20100296002A1 Circuit for Detecting a Digital Data Stream and Associated Method 有权
标题翻译：用于检测数字数据流和相关方法的电路
公开(公告)号：US20100296002A1
公开(公告)日：2010-11-25
申请号：US12765583
申请日：2010-04-22
申请人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
发明人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
IPC分类号： H04N5/44
CPC分类号： H04L27/0014 , H04L2027/0026 , H04L2027/0065
摘要： A circuit for detecting a digital data stream includes a first detecting circuit, a second detecting circuit and a decision unit. The digital data stream includes a predetermined symbol having a first data and a second data. The first detecting circuit detects a correlation between the second data and a first frequency-shifted data to generate a first correlated data; and the second detecting circuit detects a correlation between the second data and a second frequency-shifted data to generate a first correlated data, where the first frequency-shifted data and the second frequency-shifted data are generated by performing first frequency-shifting and second frequency-shifting upon the first data, respectively. The decision unit determines a signal status of the digital data stream according to the first and second correlated data.
摘要翻译：用于检测数字数据流的电路包括第一检测电路，第二检测电路和判定单元。数字数据流包括具有第一数据和第二数据的预定符号。第一检测电路检测第二数据与第一频移数据之间的相关，以产生第一相关数据; 并且第二检测电路检测第二数据和第二频移数据之间的相关性，以产生第一相关数据，其中通过执行第一频移和第二频移数据来产生第一频移数据和第二频移数据分别对第一数据进行频移。决定单元根据第一和第二相关数据确定数字数据流的信号状态。

8. 发明申请

US20140177758A1 TIMING RECOVERY APPARATUS AND METHOD 有权
标题翻译：定时恢复装置和方法
公开(公告)号：US20140177758A1
公开(公告)日：2014-06-26
申请号：US14132372
申请日：2013-12-18
申请人： Ko-Yin Lai , Chun-Chi Su , Chih-Cheng Kuo , Chia-Sheng Peng
发明人： Ko-Yin Lai , Chun-Chi Su , Chih-Cheng Kuo , Chia-Sheng Peng
IPC分类号： H04L7/00 , H04L1/00
CPC分类号： H04L7/0016 , H04L1/0036 , H04L7/0278
摘要： A timing recovery apparatus for compensating a sampling frequency offset of an input signal is provided. The timing recovery apparatus includes a timing error corrector configured to generate an output signal according to the input signal and a calibration signal, a gain controller configured to adjust at least one of a signal edge low-frequency error component and a signal edge high-frequency error component of the output signal and accordingly generate an adjusted signal, a timing error detector configured to generate an error signal according to the adjusted signal, and a calibration signal generator coupled to the timing error detector and the timing error corrector, for generating the calibration signal according to the error signal and outputting the calibration signal to the timing error corrector to compensate the sampling frequency offset of the input signal.
摘要翻译：提供了用于补偿输入信号的采样频率偏移的定时恢复装置。定时恢复装置包括定时误差校正器，其被配置为根据输入信号和校准信号生成输出信号;增益控制器，被配置为调整信号边缘低频误差分量和信号边缘高频中的至少一个输出信号的误差分量，并因此产生经调整的信号;定时误差检测器，被配置为根据调整后的信号产生误差信号;以及校准信号发生器，耦合到定时误差检测器和定时误差校正器，用于产生校准信号，并将校准信号输出到定时误差校正器，以补偿输入信号的采样频率偏移。

9. 发明授权

US08542782B2 Circuit for detecting a digital data stream and associated method 有权
标题翻译：用于检测数字数据流的电路及相关方法
公开(公告)号：US08542782B2
公开(公告)日：2013-09-24
申请号：US12765583
申请日：2010-04-22
申请人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
发明人： Kai-Wen Cheng , Ko-Yin Lai , Yi-Ying Liao , Tai-Lai Tung
IPC分类号： H03D1/00
CPC分类号： H04L27/0014 , H04L2027/0026 , H04L2027/0065
摘要： A circuit for detecting a digital data stream includes a first detecting circuit, a second detecting circuit and a decision unit. The digital data stream includes a predetermined symbol having a first data and a second data. The first detecting circuit detects a correlation between the second data and a first frequency-shifted data to generate a first correlated data; and the second detecting circuit detects a correlation between the second data and a second frequency-shifted data to generate a first correlated data, where the first frequency-shifted data and the second frequency-shifted data are generated by performing first frequency-shifting and second frequency-shifting upon the first data, respectively. The decision unit determines a signal status of the digital data stream according to the first and second correlated data.
摘要翻译：用于检测数字数据流的电路包括第一检测电路，第二检测电路和判定单元。数字数据流包括具有第一数据和第二数据的预定符号。第一检测电路检测第二数据与第一频移数据之间的相关，以产生第一相关数据; 并且第二检测电路检测第二数据和第二频移数据之间的相关性，以产生第一相关数据，其中通过执行第一频移和第二频移数据来产生第一频移数据和第二频移数据分别对第一数据进行频移。决定单元根据第一和第二相关数据确定数字数据流的信号状态。

10. 发明申请

US20130148518A1 PACKET RECEIVER AND PACKET PROCESSING METHOD THEREOF 有权
标题翻译：分组接收器和分组处理方法
公开(公告)号：US20130148518A1
公开(公告)日：2013-06-13
申请号：US13432103
申请日：2012-03-28
申请人： Yi-Ying Liao , Ko-Yin Lai , Wei-Hung Liu , Tung-Sheng Lin , Tai-Lai Tung
发明人： Yi-Ying Liao , Ko-Yin Lai , Wei-Hung Liu , Tung-Sheng Lin , Tai-Lai Tung
IPC分类号： H04W24/00
CPC分类号： H04N21/4305 , H04N21/44209
摘要： A packet processing method applied in a packet receiver is provided. An approximate bit rate is first determined according to time stamps of two different packets. The approximate bit rate is corrected according to a time stamp of another packet to generate a fine-tuned bit rate. According to the fine-tuned bit rate, one or more subsequent packets are read out from a buffer. The time stamp of a subsequent packet is provided according to the approximate bit rate.
摘要翻译：提供了一种应用在分组接收机中的分组处理方法。首先根据两个不同数据包的时间戳确定近似比特率。根据另一个分组的时间戳来校正近似比特率以产生微调比特率。根据微调比特率，从缓冲器读出一个或多个后续分组。根据近似比特率提供后续分组的时间戳。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式