会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Delta monolayer dopants epitaxy for embedded source/drain silicide
    • 用于嵌入式源极/漏极硅化物的三角形单层掺杂剂外延
    • US08299535B2
    • 2012-10-30
    • US12823163
    • 2010-06-25
    • Kevin K. ChanAbhishek DubeJudson R. HoltJeffrey B. JohnsonJinghong LiDae-Gyu ParkZhengmao Zhu
    • Kevin K. ChanAbhishek DubeJudson R. HoltJeffrey B. JohnsonJinghong LiDae-Gyu ParkZhengmao Zhu
    • H01L29/78H01L21/336H01L21/762H01L21/8234H01L21/8238
    • H01L29/66636H01L21/823807H01L21/823814H01L29/165H01L29/665H01L29/6656H01L29/6659H01L29/7834H01L29/7848
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include at least one FET gate stack located on an upper surface of a semiconductor substrate. The at least one FET gate stack includes source and drain extension regions located within the semiconductor substrate at a footprint of the at least one FET gate stack. A device channel is also present between the source and drain extension regions and beneath the at least one gate stack. The structure further includes embedded stressor elements located on opposite sides of the at least one FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes, from bottom to top, a first layer of a first epitaxy doped semiconductor material having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, a second layer of a second epitaxy doped semiconductor material located atop the first layer, and a delta monolayer of dopant located on an upper surface of the second layer. The structure further includes a metal semiconductor alloy contact located directly on an upper surface of the delta monolayer.
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底的上表面上的至少一个FET栅极堆叠。 所述至少一个FET栅极堆叠包括在所述至少一个FET栅极堆叠中的覆盖区域处位于所述半导体衬底内的源极和漏极延伸区域。 器件沟道也存在于源极延伸区域和漏极延伸区域之间以及至少一个栅极堆叠层下方。 该结构还包括位于至少一个FET栅极堆叠的相对侧上并且位于半导体衬底内的嵌入式应力元件。 每个嵌入式应力元件包括从底部到顶部的第一外延掺杂半导体材料的第一层,其具有不同于半导体衬底的晶格常数的晶格常数并且在器件沟道中施加应变;第二层 位于第一层顶部的第二外延掺杂半导体材料和位于第二层的上表面上的掺杂剂的Δ单层。 该结构还包括直接位于三角形单层的上表面上的金属半导体合金触点。
    • 2. 发明申请
    • DELTA MONOLAYER DOPANTS EPITAXY FOR EMBEDDED SOURCE/DRAIN SILICIDE
    • DELTA MONOLAYER DOPANTS嵌入式源/漏极硅胶外观
    • US20110316044A1
    • 2011-12-29
    • US12823163
    • 2010-06-25
    • Kevin K. ChanAbhishek DubeJudson R. HoltJeffrey B. JohnsonJinghong LiDae-Gyu ParkZhengmao Zhu
    • Kevin K. ChanAbhishek DubeJudson R. HoltJeffrey B. JohnsonJinghong LiDae-Gyu ParkZhengmao Zhu
    • H01L29/78H01L21/336
    • H01L29/66636H01L21/823807H01L21/823814H01L29/165H01L29/665H01L29/6656H01L29/6659H01L29/7834H01L29/7848
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include at least one FET gate stack located on an upper surface of a semiconductor substrate. The at least one FET gate stack includes source and drain extension regions located within the semiconductor substrate at a footprint of the at least one FET gate stack. A device channel is also present between the source and drain extension regions and beneath the at least one gate stack. The structure further includes embedded stressor elements located on opposite sides of the at least one FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes, from bottom to top, a first layer of a first epitaxy doped semiconductor material having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, a second layer of a second epitaxy doped semiconductor material located atop the first layer, and a delta monolayer of dopant located on an upper surface of the second layer. The structure further includes a metal semiconductor alloy contact located directly on an upper surface of the delta monolayer.
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底的上表面上的至少一个FET栅极堆叠。 所述至少一个FET栅极堆叠包括在所述至少一个FET栅极堆叠中的覆盖区域处位于所述半导体衬底内的源极和漏极延伸区域。 器件沟道也存在于源极延伸区域和漏极延伸区域之间以及至少一个栅极堆叠层下方。 该结构还包括位于至少一个FET栅极堆叠的相对侧上并且位于半导体衬底内的嵌入式应力元件。 每个嵌入式应力元件包括从底部到顶部的第一外延掺杂半导体材料的第一层,其具有不同于半导体衬底的晶格常数的晶格常数并且在器件沟道中施加应变;第二层 位于第一层顶部的第二外延掺杂半导体材料和位于第二层的上表面上的掺杂剂的Δ单层。 该结构还包括直接位于三角形单层的上表面上的金属半导体合金触点。
    • 4. 发明授权
    • Monolayer dopant embedded stressor for advanced CMOS
    • 单层掺杂剂嵌入式应力器用于高级CMOS
    • US08236660B2
    • 2012-08-07
    • US12764329
    • 2010-04-21
    • Kevin K. ChanAbhishek DubeJudson R. HoltJinghong LiJoseph S. NewburyViorel OntalusDae-Gyu ParkZhengmao Zhu
    • Kevin K. ChanAbhishek DubeJudson R. HoltJinghong LiJoseph S. NewburyViorel OntalusDae-Gyu ParkZhengmao Zhu
    • H01L21/336
    • H01L29/7848H01L21/823807H01L21/823814H01L29/165H01L29/6656H01L29/66636H01L29/7834
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include at least one FET gate stack located on an upper surface of a semiconductor substrate. The at least one FET gate stack includes source and drain extension regions located within the semiconductor substrate at a footprint of the at least one FET gate stack. A device channel is also present between the source and drain extension regions and beneath the at least one gate stack. The structure further includes embedded stressor elements located on opposite sides of the at least one FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes a lower layer of a first epitaxy doped semiconductor material having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, and an upper layer of a second epitaxy doped semiconductor material located atop the lower layer. The lower layer of the first epitaxy doped semiconductor material has a lower content of dopant as compared to the upper layer of the second epitaxy doped semiconductor material. The structure further includes at least one monolayer of dopant located within the upper layer of each of the embedded stressor elements. The at least one monolayer of dopant is in direct contact with an edge of either the source extension region or the drain extension region.
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底的上表面上的至少一个FET栅极堆叠。 所述至少一个FET栅极堆叠包括在所述至少一个FET栅极堆叠中的覆盖区域处位于所述半导体衬底内的源极和漏极延伸区域。 器件沟道也存在于源极延伸区域和漏极延伸区域之间以及至少一个栅极堆叠层下方。 该结构还包括位于至少一个FET栅极堆叠的相对侧上并且位于半导体衬底内的嵌入式应力元件。 每个嵌入式应力元件包括第一外延掺杂半导体材料的下层,其具有不同于半导体衬底的晶格常数的晶格常数并且在器件沟道中施加应变,并且第二外延掺杂的上层 半导体材料位于下层的顶部。 与第二外延掺杂半导体材料的上层相比,第一外延掺杂半导体材料的下层具有较低的掺杂剂含量。 该结构还包括位于每个嵌入的应力元件的上层内的至少一层掺杂剂单层。 所述至少一个掺杂剂单层与源极延伸区域或漏极延伸区域的边缘直接接触。
    • 5. 发明申请
    • MONOLAYER DOPANT EMBEDDED STRESSOR FOR ADVANCED CMOS
    • 用于高级CMOS的单层掺杂嵌入式压电器
    • US20110260213A1
    • 2011-10-27
    • US12764329
    • 2010-04-21
    • Kevin K. ChanAbhishek DubeJudson R. HoltJinghong LiJoseph S. NewburyViorel OntalusDae-Gyu ParkZhengmao Zhu
    • Kevin K. ChanAbhishek DubeJudson R. HoltJinghong LiJoseph S. NewburyViorel OntalusDae-Gyu ParkZhengmao Zhu
    • H01L29/772H01L21/335
    • H01L29/7848H01L21/823807H01L21/823814H01L29/165H01L29/6656H01L29/66636H01L29/7834
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include at least one FET gate stack located on an upper surface of a semiconductor substrate. The at least one FET gate stack includes source and drain extension regions located within the semiconductor substrate at a footprint of the at least one FET gate stack. A device channel is also present between the source and drain extension regions and beneath the at least one gate stack. The structure further includes embedded stressor elements located on opposite sides of the at least one FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes a lower layer of a first epitaxy doped semiconductor material having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, and an upper layer of a second epitaxy doped semiconductor material located atop the lower layer. The lower layer of the first epitaxy doped semiconductor material has a lower content of dopant as compared to the upper layer of the second epitaxy doped semiconductor material. The structure further includes at least one monolayer of dopant located within the upper layer of each of the embedded stressor elements. The at least one monolayer of dopant is in direct contact with an edge of either the source extension region or the drain extension region.
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底的上表面上的至少一个FET栅极堆叠。 所述至少一个FET栅极堆叠包括在所述至少一个FET栅极堆叠中的覆盖区域处位于所述半导体衬底内的源极和漏极延伸区域。 器件沟道也存在于源极延伸区域和漏极延伸区域之间以及至少一个栅极堆叠层下方。 该结构还包括位于至少一个FET栅极堆叠的相对侧上并且位于半导体衬底内的嵌入式应力元件。 每个嵌入式应力元件包括第一外延掺杂半导体材料的下层,其具有不同于半导体衬底的晶格常数的晶格常数并且在器件沟道中施加应变,并且第二外延掺杂的上层 半导体材料位于下层的顶部。 与第二外延掺杂半导体材料的上层相比,第一外延掺杂半导体材料的下层具有较低的掺杂剂含量。 该结构还包括位于每个嵌入的应力元件的上层内的至少一层掺杂剂单层。 所述至少一个掺杂剂单层与源极延伸区域或漏极延伸区域的边缘直接接触。
    • 7. 发明授权
    • Bi-layer nFET embedded stressor element and integration to enhance drive current
    • 双层nFET嵌入式应力元件并集成增强驱动电流
    • US08035141B2
    • 2011-10-11
    • US12607104
    • 2009-10-28
    • Kevin K. ChanAbhishek DubeJinghong LiViorel OntalusZhengmao Zhu
    • Kevin K. ChanAbhishek DubeJinghong LiViorel OntalusZhengmao Zhu
    • H01L29/76
    • H01L29/7848H01L29/165H01L29/66636H01L29/7834Y10S257/90Y10S257/902Y10S257/903
    • A semiconductor structure including a bi-layer nFET embedded stressor element is disclosed. The bi-layer nFET embedded stressor element can be integrated into any CMOS process flow. The bi-layer nFET embedded stressor element includes an implant damaged free first layer of a first epitaxy semiconductor material having a lattice constant that is different from a lattice constant of a semiconductor substrate and imparts a tensile strain in a device channel of an nFET gate stack. Typically, and when the semiconductor is composed of silicon, the first layer of the bi-layer nFET embedded stressor element is composed of Si:C. The bi-layer nFET embedded stressor element further includes a second layer of a second epitaxy semiconductor material that has a lower resistance to dopant diffusion than the first epitaxy semiconductor material. Typically, and when the semiconductor is composed of silicon, the second layer of the bi-layer nFET embedded stressor element is composed of silicon. Only the second layer of the bi-layer nFET embedded stressor element includes the implanted source/drain regions.
    • 公开了一种包括双层nFET嵌入式应力元件的半导体结构。 双层nFET嵌入式应力元件可以集成到任何CMOS工艺流程中。 双层nFET嵌入式应力元件包括具有不同于半导体衬底的晶格常数的晶格常数的第一外延半导体材料的免费第一层的植入物,并且在nFET栅极堆叠的器件沟道中施加拉伸应变 。 通常,当半导体由硅组成时,双层nFET嵌入的应力元件的第一层由Si:C组成。 双层nFET嵌入式应力元件还包括具有比第一外延半导体材料更低的掺杂剂扩散阻力的第二外延半导体材料层。 通常,当半导体由硅组成时,双层nFET嵌入的应力元件的第二层由硅组成。 双层nFET嵌入式应力元件的第二层仅包括注入的源极/漏极区域。
    • 8. 发明申请
    • BI-LAYER nFET EMBEDDED STRESSOR ELEMENT AND INTEGRATION TO ENHANCE DRIVE CURRENT
    • 双层NFET嵌入式应力元件和集成以增强驱动电流
    • US20110095343A1
    • 2011-04-28
    • US12607104
    • 2009-10-28
    • Kevin K. ChanAbhishek DubeJinghong LiViorel OntalusZhengmao Zhu
    • Kevin K. ChanAbhishek DubeJinghong LiViorel OntalusZhengmao Zhu
    • H01L29/78H01L21/336
    • H01L29/7848H01L29/165H01L29/66636H01L29/7834Y10S257/90Y10S257/902Y10S257/903
    • A semiconductor structure including a bi-layer nFET embedded stressor element is disclosed. The bi-layer nFET embedded stressor element can be integrated into any CMOS process flow. The bi-layer nFET embedded stressor element includes an implant damaged free first layer of a first epitaxy semiconductor material having a lattice constant that is different from a lattice constant of a semiconductor substrate and imparts a tensile strain in a device channel of an nFET gate stack. Typically, and when the semiconductor is composed of silicon, the first layer of the bi-layer nFET embedded stressor element is composed of Si:C. The bi-layer nFET embedded stressor element further includes a second layer of a second epitaxy semiconductor material that has a lower resistance to dopant diffusion than the first epitaxy semiconductor material. Typically, and when the semiconductor is composed of silicon, the second layer of the bi-layer nFET embedded stressor element is composed of silicon. Only the second layer of the bi-layer nFET embedded stressor element includes the implanted source/drain regions.
    • 公开了一种包括双层nFET嵌入式应力元件的半导体结构。 双层nFET嵌入式应力元件可以集成到任何CMOS工艺流程中。 双层nFET嵌入式应力元件包括具有不同于半导体衬底的晶格常数的晶格常数的第一外延半导体材料的免费第一层的植入物,并且在nFET栅极堆叠的器件沟道中施加拉伸应变 。 通常,当半导体由硅组成时,双层nFET嵌入的应力元件的第一层由Si:C组成。 双层nFET嵌入式应力元件还包括具有比第一外延半导体材料更低的掺杂剂扩散阻力的第二外延半导体材料层。 通常,当半导体由硅组成时,双层nFET嵌入的应力元件的第二层由硅组成。 双层nFET嵌入式应力元件的第二层仅包括注入的源极/漏极区域。