会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Wireless data communication system
    • 无线数据通信系统
    • US5583852A
    • 1996-12-10
    • US360620
    • 1994-12-21
    • Ken IkedaKenichi TakahashiMinako Takeishi
    • Ken IkedaKenichi TakahashiMinako Takeishi
    • H04B7/26H04L12/28H04W16/28H04W16/30H04W16/32H04W24/00H04W24/10H04W36/06H04W48/08H04W56/00H04W64/00H04W72/00H04W72/04H04W76/02H04W84/08H04Q11/04
    • H04B1/7075H04W48/08H04W24/00H04W24/10H04W64/006H04W72/00
    • A wireless data communication system comprises: base stations located to have cells arranged equidistantly therebetween; mobile units, each being located within either of the cells, each of the base stations communicating with mobile units within its cell through plural channels provided by FDM. In the system, each of the base station may comprise a detector for monitoring the channels and detecting a free channel, and a transmission portion for continuously transmitting a signal including data indicative of the detected free channel. In the system, the plurality of channels used in one of cells have given frequency bands respectively which are the same as given frequency bands in other cells. In the system, each of the mobile stations may comprise a chip synchronizing circuit for effecting chip synchronizing between the each of the mobile stations and its base station. In that system, a mobile unit having an antenna whose directivity is controllable, measures distances to determine a direction to its base station with measured distances and received distance from other mobile unit. In that system, a channel with an interference is detected and inhibited to be used and data indicative of the channel with the interference may be stored in a memory and the absence of the interference may be detected and the memory is renewed.
    • 一种无线数据通信系统包括:基站位于具有等距离地间隔的小区; 每个移动单元位于任一小区内,每个基站通过由FDM提供的多个信道与小区内的移动单元通信。 在该系统中,基站中的每一个可以包括用于监视信道和检测空闲信道的检测器,以及用于连续发送包括表示检测到的空闲信道的数据的信号的发送部分。 在系统中,在一个小区中使用的多个信道分别具有与其他小区中的给定频带相同的频带。 在该系统中,每个移动站可以包括用于在每个移动台及其基站之间进行码片同步的码片同步电路。 在该系统中,具有方向性可控的天线的移动单元测量距离,以确定具有测量距离的距离和与其他移动单元的接收距离到其基站的方向。 在该系统中,检测并禁止具有干扰的信道,并且指示具有干扰的信道的数据可以存储在存储器中,并且可以检测不存在干扰并更新存储器。
    • 2. 发明授权
    • Direct-sequence spread-spectrum communication system
    • 直接序列扩频通信系统
    • US5689525A
    • 1997-11-18
    • US511271
    • 1995-08-04
    • Minako TakeishiKen IkedaKenichi Takahashi
    • Minako TakeishiKen IkedaKenichi Takahashi
    • H04B1/707H04B1/7073H04K1/00
    • H04B1/707H04B1/709
    • A clock signal generator produces a basic clock signal. A variable delay device is operative for delaying the basic clock signal by an adjustable interval and thereby converting the basic clock signal into a delay-resultant clock signal. A pseudo-noise code is generated at a timing depending on the delay-resultant clock signal. A spread-spectrum information signal is despread into a non-spread information signal in response to the pseudo-noise code. A correlator detects a correlation between the spread-spectrum information signal and the pseudo-noise code. The adjustable interval provided by the variable delay device is controlled in response to the detected correlation to provide synchronization between the spread-spectrum information signal and the pseudo-noise code.
    • 时钟信号发生器产生基本时钟信号。 可变延迟装置用于将基本时钟信号延迟可调间隔,从而将基本时钟信号转换成延迟结果时钟信号。 在根据延迟结果时钟信号的定时产生伪噪声码。 响应于伪噪声码,扩频信息信号被解扩展成非扩展信息信号。 相关器检测扩频信息信号和伪噪声码之间的相关性。 响应于检测到的相关性来控制可变延迟装置提供的可调节间隔,以提供扩频信息信号和伪噪声码之间的同步。
    • 3. 发明授权
    • Signal processing circuit for spread spectrum communications
    • 用于扩频通信的信号处理电路
    • US5610939A
    • 1997-03-11
    • US551111
    • 1995-10-31
    • Kenichi TakahashiMinako TakeishiHiroshi Onishi
    • Kenichi TakahashiMinako TakeishiHiroshi Onishi
    • H04B1/707H04B1/7075H04B1/709H04J11/00H04J13/00H04J13/10H04J13/12H04K1/00
    • H04B1/7075H04B1/707H04B1/709H04J13/00H04J13/12H04J13/10
    • A digital correlator used in a receiving component of a spread spectrum communication system of a direct sequence modulation type is disclosed. A polarity of an input baseband signal is controlled by being inverted or not inverted according to a polarity of a spreading code signal by an amplifier, and the input baseband signal controlled is converted by an analog-to-digital converter into a digital signal. The digital signal is integrated for a prescribed period in an integrator, and a square of an integrated digital signal is calculated in a squaring device to obtain a squared value indicating a degree of a correlation between the input baseband signal and the spreading code signal. In cases where the input baseband signal and the spreading code signal correlate with each other, the squared value gradually increases with the passage of time. In contrast, in cases where the input baseband signal and the spreading code signal do not correlate with each other, the squared value is maintained to a low value. Therefore, the digital correlator can be manufactured by a simplified configuration.
    • 公开了一种在直接序列调制型扩频通信系统的接收部件中使用的数字相关器。 输入基带信号的极性根据放大器的扩展码信号的极性被反相或不反相控制,并且受控的输入基带信号由模数转换器转换成数字信号。 数字信号在积分器中积分规定的时间段,并且在平方装置中计算积分数字信号的平方,以获得表示输入基带信号和扩展码信号之间的相关程度的平方值。 在输入基带信号和扩展码信号相互关联的情况下,平方值随着时间的推移而逐渐增加。 相反,在输入基带信号和扩展码信号彼此不相关的情况下,将平方值保持为低值。 因此,可以通过简化的配置来制造数字相关器。
    • 4. 发明授权
    • Signal processing circuit for spread spectrum communications
    • 用于扩频通信的信号处理电路
    • US5881099A
    • 1999-03-09
    • US775763
    • 1996-12-31
    • Kenichi TakahashiMinako TakeishiHiroshi Onishi
    • Kenichi TakahashiMinako TakeishiHiroshi Onishi
    • H04B1/707H04B1/7075H04B1/709H04J11/00H04J13/00H04J13/10H04J13/12H04K1/00H04L27/20H04L27/22
    • H04B1/7075H04B1/707H04B1/709H04J13/00H04J13/12H04J13/10
    • In a transmitting unit, an input signal is converted into an I data sequence of an in-phase (I) symbol and a Q data sequence of a quadrature (Q) symbol, a differential encoding is performed for the I and Q data sequences according to a differential binary phase shift keying (DBPSK) modulation to produce an I code sequence and a Q code sequence, a spectrum of the I code sequence is spread by a first spreading code signal to produce an I spread spectrum signal, a spectrum of the Q code sequence is spread by a second spreading code signal to produce a Q spread spectrum signal, the I and Q spread spectrum signals are quadrature-modulated to a synthesized signal, and the synthesized signal is transmitted to a receiving unit. In the receiving unit, the synthesized signal is quadrature-demodulated to a first baseband signal and a second baseband signal, the first and second baseband signals are respectively correlated with each of the first and second spreading code signals to obtain first and second I correlated signals and first and second Q correlated signals, and a BPSK delay detection is performed for a group of the first and second I correlated signals and a group of the first and second Q correlated signals to reproduce the I and Q data sequences.
    • 在发送单元中,输入信号被转换为正交(I)符号的I数据序列和正交(Q)符号的Q数据序列,对I和Q数据序列执行差分编码, 对于产生I码序列和Q码序列的差分二进制相移键控(DBPSK)调制,I码序列的频谱由第一扩展码信号扩频以产生I扩频信号, Q码序列由第二扩展码信号扩展以产生Q扩频信号,I和Q扩频信号被正交调制为合成信号,合成信号被发送到接收单元。 在接收单元中,合成信号被正交解调为第一基带信号和第二基带信号,第一和第二基带信号分别与第一和第二扩展码信号中的每一个相关,以获得第一和第二I相关信号 以及第一和第二Q相关信号,并且针对一组第一和第二I相关信号和一组第一和第二Q相关信号执行BPSK延迟检测以再现I和Q数据序列。
    • 6. 发明授权
    • Signal processing circuit for spread spectrum communications
    • 用于扩频通信的信号处理电路
    • US5488629A
    • 1996-01-30
    • US197592
    • 1994-02-17
    • Kenichi TakahashiMinako TakeishiHiroshi Onishi
    • Kenichi TakahashiMinako TakeishiHiroshi Onishi
    • H04B1/707H04B1/7075H04B1/709H04J11/00H04J13/00H04J13/10H04J13/12
    • H04B1/7075H04B1/707H04B1/709H04J13/00H04J13/12H04J13/10
    • A signal processing circuit provided with a frequency conversion circuit for converting a spread quadrature modulation signal of a carrier band into a baseband signal, a first correlator, a second correlator, a third correlator, a fourth correlator spreading code, a decoding circuit for decoding data from outputs of the first to fourth correlators, a first multiplier for calculating the square of the output of the first correlator, a second multiplier for calculating the square of the output of the second correlator, a first adder for adding up outputs of the first and second multipliers, a judgment circuit for performing a synchronization acquisition judgement, a second adder for adding up the outputs of the first and second correlators, or those of the first and fourth correlators, a subtracter for performing a subtraction between the outputs of the second and third correlators and a correction circuit for obtaining a frequency offset according to an output of the second adder and/or that of the subtracter and performing a correction when decoding the data.
    • 一种信号处理电路,其具有用于将载波的扩频正交调制信号转换为基带信号的频率变换电路,第一相关器,第二相关器,第三相关器,第四相关器扩展码,解码数据的解码电路 从第一至第四相关器的输出,计算第一相关器的输出的平方的第一乘法器,用于计算第二相关器的输出的平方的第二乘法器,用于将第一和第 第二乘法器,用于执行同步捕获判断的判断电路,用于将第一和第二相关器的输出相加的第二加法器或第一和第四相关器的输出的第二加法器,用于执行第二和第二相关器的输出之间的减法的减法器; 第三相关器和用于根据第二加法器的输出获得频率偏移的校正电路和/或 减法器的值,并在解码数据时执行校正。
    • 7. 发明授权
    • Transmitting circuit and receiving circuit
    • 发射电路和接收电路
    • US5365543A
    • 1994-11-15
    • US127276
    • 1993-09-27
    • Kenichi TakahashiHiroshi OhnishiMinako Takeishi
    • Kenichi TakahashiHiroshi OhnishiMinako Takeishi
    • H04J13/00H04B1/7073H04K1/00
    • H04B1/707
    • In a first direct-sequence spread spectrum communication system having a transmission circuit where a data signal to be transmitted is coded by a first chip code signal and a receiving circuit for decoding the transmitted data signal with a second chip code signal, the synchronization between the said first and second chip code signals is performed when an asynchronous condition of said first and second chip code signals is detected over a predetermined interval. In a second direct-sequence spread spectrum communication system having a transmission circuit where a data signal having a variable data rate V to be transmitted is coded by a first chip signal having a data rate C and coded by a reference code signal having a data rate R, C>V, R>V. A receiving circuit receives the data signal from the above-mentioned transmission circuit decoded by a second chip signal and a second reference code signal. This receiving circuit has a lowpass filter and it is unnecessary to change the lowpass filter if the data rate V is lower than R. A third system combines these techniques.
    • 在具有传输电路的第一直接序列扩频通信系统中,其中要传输的数据信号由第一芯片码信号编码,以及接收电路,用于利用第二芯片码信号解码发送的数据信号, 当在预定间隔上检测到所述第一和第二码片信号的异步条件时,执行所述第一和第二码片信号。 在具有发送电路的第二直接序列扩频通信系统中,具有要发送的可变数据速率V的数据信号由具有数据速率C并由具有数据速率的参考码信号编码的第一码片信号编码 R,C> V,R> V。 接收电路接收来自上述由第二码片信号和第二参考码信号解码的发送电路的数据信号。 该接收电路具有低通滤波器,如果数据速率V低于R,则不需要改变低通滤波器。第三系统组合这些技术。