会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Differential drive circuit and method for generating an a.c. differential drive signal
    • 微分驱动电路及其产生方法 差分驱动信号
    • US07880710B2
    • 2011-02-01
    • US11685330
    • 2007-03-13
    • Oliver D. LandoltKen A. Nishimura
    • Oliver D. LandoltKen A. Nishimura
    • G09G3/36G06G7/20G06G7/22G06F7/556H03K5/22H03K5/153
    • G09G3/3622G09G3/3681G09G3/3692
    • The differential drive circuit generates a differential drive signal having a root mean square value defined by a digital input value. The differential drive signal includes a first differential component and a second differential component. The circuit comprises a first differential component generator and a second differential component generator. The first differential component generator is for counting the clock signal to generate successive values of a periodic count. Each of the values includes a most-significant bit. The first differential component generator is additionally for generating the first differential component in response to successive ones of the most-significant bit of the count. The second differential component generator is for generating the second differential component in response to the digital input value and the successive values of the count.
    • 差分驱动电路产生具有由数字输入值定义的均方根值的差分驱动信号。 差分驱动信号包括第一差分分量和第二差分分量。 电路包括第一差分分量发生器和第二差分分量发生器。 第一差分分量发生器用于计数时钟信号以产生周期性计数的连续值。 每个值都包含最重要的位。 第一差分分量发生器另外用于响应于计数的最高有效位中的连续的位产生第一差分分量。 第二差分分量发生器用于响应于数字输入值和计数的连续值产生第二差分分量。
    • 5. 发明授权
    • Optical signal multiplexer/demultiplexer employing pseudorandom mode modulation
    • 采用伪随机模式调制的光信号多路复用器/解复用器
    • US07280764B2
    • 2007-10-09
    • US10087386
    • 2002-03-01
    • Ken A. NishimuraJonathan Simon
    • Ken A. NishimuraJonathan Simon
    • H04B10/00
    • H04B10/532
    • An optical signal multiplexer/demultiplexer using an orthogonal pseudorandom (PRN) coding scheme for optical mode modulation to produce a plurality of independent optical signals that may be combined into one multiplex signal for transmission over an optical fiber to the receiving end, where the multiplex signal may be demultiplexed by relying on the orthogonal properties of the PRN code to isolate each independent optical signal from the transmitted multiplex signal. In channels subject to mode modulation distortion, one of the signal components may be used as a pilot signal to obtain a correction for channel mode modulation distortion. The PRN optical signal multiplexer/demultiplexer is particularly useful with polarization mode modulation.
    • 一种光信号多路复用器/解复用器,其使用用于光模式调制的正交伪随机(PRN)编码方案,以产生可以被组合成一个多路复用信号的多个独立光信号,以在光纤上传输到接收端,其中多路复用信号 可以通过依赖于PRN码的正交特性来解复用,以将每个独立的光信号与发送的多路复用信号隔离开来。 在受到模式调制失真的通道中,信号分量之一可以用作导频信号,以获得信道模式调制失真的校正。 PRN光信号多路复用器/解复用器在偏振模式调制方面特别有用。
    • 8. 发明授权
    • Programmable optical cross-connector using an array of intersecting waveguides
    • 使用相交波导阵列的可编程光交叉连接器
    • US06614952B2
    • 2003-09-02
    • US10027581
    • 2001-10-19
    • Ken A. Nishimura
    • Ken A. Nishimura
    • G02B626
    • G02B6/3596G02B6/3538G02B6/3546G02B6/3572G02B6/3584
    • A programmable optical waveguide cross-connection array including a supporting substrate, one or more first waveguides fixed to the supporting substrate, one or more second waveguides fixed to the supporting substrate and disposed to form one or more intersections with the first waveguides, and an optical boundary or cavity in at least one switched intersection; whereby the optical signal entering the switched intersection from a first waveguide is redirected by the cavity to exit the switched intersection by way of the second waveguide. The device embodies a network of intersecting waveguides in which cross-connections between selected waveguide pairs can be permanently programmed at low cost. The programmable optical substrate provides customized local connectivity between a plurality of optical components and may be efficiently and reliably fabricated in large quantities.
    • 一种可编程光波导交叉连接阵列,包括支撑衬底,固定到支撑衬底的一个或多个第一波导,固定到支撑衬底并设置成与第一波导形成一个或多个交点的一个或多个第二波导,以及光学 至少一个交换路口的边界或空腔; 由此从第一波导进入开关交叉路口的光信号由空腔重定向,以通过第二波导离开交换交叉点。 该装置体现了相交波导网络,其中选择的波导对之间的交叉连接可以以低成本被永久编程。 可编程光学基板在多个光学部件之间提供定制的本地连接,并且可以大量有效且可靠地制造。
    • 9. 发明授权
    • Multi-channel, parallel, matched digital-to-analog conversion method, multi-channel, parallel, matched digital-to-analog converter, and analog drive circuit incorporating same
    • 多通道,并行,匹配的数模转换方法,多通道,并行,匹配的数模转换器和并入其的模拟驱动电路
    • US06169505A
    • 2001-01-02
    • US09249600
    • 1999-02-12
    • Ken A. NishimuraTravis N. Blalock
    • Ken A. NishimuraTravis N. Blalock
    • H03M100
    • H03M1/662H03M1/82
    • Matched digital-to-analog conversions are performed in which, in each of N parallel channels, a digital input word is converted into a corresponding analog output. A digital sequence is generated, a time-varying analog signal having a predetermined relationship to the digital sequence is generated in response to the digital sequence, and the digital sequence and the time-varying analog signal are distributed to the N parallel channels. In each of the N parallel channels, the digital input word is digitally compared with the digital sequence, and, when the digital sequence is numerically equal to the digital input word, the time-varying analog signal is sampled to provide the analog output. The single time-varying analog signal derived from the single digital sequence at an operational speed at which high accuracy and low power consumption can be easily attained enables well-matched digital-to-analog conversions to be performed in any number of channels ranging from a few to many thousands.
    • 执行匹配的数模转换,其中在每个N个并行通道中,将数字输入字转换成相应的模拟输出。 产生数字序列,响应于数字序列产生与数字序列具有预定关系的时变模拟信号,数字序列和时变模拟信号分配给N个并行信道。 在N个并行通道的每一个中,数字输入字与数字序列进行数字比较,当数字序列数字等于数字输入字时,对时变模拟信号进行采样以提供模拟输出。 在单个数字序列中以能够容易获得高精度和低功耗的操作速度得到的单个时变模拟信号使得能够在任何数量的通道中执行良好匹配的数模转换,范围从 几到几千。
    • 10. 发明授权
    • Stacked-fringe integrated circuit capacitors
    • 堆叠边缘集成电路电容器
    • US5978206A
    • 1999-11-02
    • US940847
    • 1997-09-30
    • Ken A. NishimuraScott D. WillinghamWilliam J. McFarland
    • Ken A. NishimuraScott D. WillinghamWilliam J. McFarland
    • H01G4/33H01L21/02H01L21/822H01L23/522H01L27/04H01L27/08H01L29/92H01G4/005H01G4/228
    • H01L27/0805H01L23/5223H01L28/82H01L2924/0002
    • A capacitor that is adapted for construction over a substrate in the metal interconnect layers provided by conventional integrated circuit processes. The capacitor includes a first conducting layer separated from the substrate by a first dielectric layer and a second conducting layer separated from the first conduction layer by a second dielectric layer. The second conducting layer is divided into a plurality of electrically isolated conductors in an ordered array. Every other one of the conductors is connected to a first terminal, and the remaining conductors are connected to a second terminal. The first conducting layer includes at least one conductor which is connected to the first terminal. In one embodiment of the invention, the first conducting layer also includes a plurality of electrically isolated conductors in an ordered array, every other one of the conductors being connected to the first terminal and the remaining conductors being connected the second terminal.
    • 适用于通过常规集成电路工艺提供的金属互连层中的衬底上的结构的电容器。 电容器包括通过第一电介质层与衬底分离的第一导电层和通过第二电介质层与第一导电层分离的第二导电层。 第二导电层被分成多个以有序阵列的电绝缘导体。 导体中的每一根连接到第一端子,其余的导体连接到第二端子。 第一导电层包括连接到第一端子的至少一个导体。 在本发明的一个实施例中,第一导电层还包括有序阵列中的多个电绝缘导体,每个导体中的每一个连接到第一端子,其余的导体与第二端子连接。