会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • DC/DC converter, power supply circuit, and semiconductor device
    • DC / DC转换器,电源电路和半导体器件
    • US08710762B2
    • 2014-04-29
    • US13154827
    • 2011-06-07
    • Kei TakahashiJun KoyamaMasato Ishii
    • Kei TakahashiJun KoyamaMasato Ishii
    • H02M1/36
    • H02M3/156H01L27/1225H01L27/1251H02M3/155Y02B70/1483
    • Provided is a DC-DC converter with improved power conversion efficiency. A transistor which is incorporated in the DC-DC converter and functions as a switching element for controlling output power includes, in its channel formation region, a semiconductor material having a wide band gap and significantly small off current compared with silicon. The transistor further comprises a back gate electrode, in addition to a general gate electrode, and a back gate control circuit for controlling a potential applied to the back gate electrode in accordance with the output power from the DC-DC converter. The control of the potential applied to the back gate electrode by the back gate control circuit enables the threshold voltage to decrease the on-state resistance when the output power is high and to increase the off-state current when the output power is low.
    • 提供了具有改善的功率转换效率的DC-DC转换器。 结合在DC-DC转换器中并用作用于控制输出功率的开关元件的晶体管在其沟道形成区域中包括与硅相比具有宽带隙和显着小的截止电流的半导体材料。 该晶体管还包括除普通栅电极之外的背栅电极和用于根据来自DC-DC转换器的输出功率来控制施加到背栅极的电位的背栅控制电路。 通过背栅极控制电路控制施加到背栅电极的电位,能够在输出功率较高时使阈值电压降低导通电阻,并且在输出功率较低时增加截止电流。
    • 6. 发明授权
    • In-vehicle pulse radar
    • 车载脉冲雷达
    • US08552904B2
    • 2013-10-08
    • US13611138
    • 2012-09-12
    • Kei TakahashiSadao MatushimaToshihide Fukuchi
    • Kei TakahashiSadao MatushimaToshihide Fukuchi
    • G01S13/00
    • G01S7/03G01S7/038G01S7/2806G01S7/285G01S13/10G01S13/931
    • There is provided an in-vehicle pulse radar that permits to detect information on an object accurately by temporally separating a noise signal mixed into a receiving signal by applying a delay time with a simple configuration. A baseband signal down-converted by a frequency converter (152) is output to a signal processing section (102) through a board-to-board connector (103) after passing through a delay circuit (153). Still further, a control signal is output to a switching circuit (151) from a control signal generating section (162) through the board-to-board connector (103). The delay circuit (153) increases a time lag from when the control signal passes through the board-to-board connector (103) until when the baseband signal passes through the board-to-board connector (103) by applying a predetermined delay time to the baseband signal. Thereby, the baseband signal receives no interference from the control signal.
    • 提供了一种车载脉冲雷达,其允许通过以简单的配置应用延迟时间来临时分离混合到接收信号中的噪声信号来精确地检测对象上的信息。 由变频器(152)下变频的基带信号通过延迟电路(153)后通过板对板连接器(103)输出到信号处理部(102)。 此外,控制信号通过板对板连接器(103)从控制信号产生部分(162)输出到开关电路(151)。 延迟电路153增加了从控制信号通过板对板连接器(103)直到基带信号通过板对板连接器(103)通过施加预定的延迟时间 到基带信号。 因此,基带信号不受到来自控制信号的干扰。
    • 10. 发明授权
    • Divider circuit
    • 分频电路
    • US08278974B2
    • 2012-10-02
    • US13078219
    • 2011-04-01
    • Kei TakahashiYoshiaki Ito
    • Kei TakahashiYoshiaki Ito
    • H03K21/00
    • H03K23/54G06F1/06H03K21/12H03K21/406
    • A divider circuit includes a shift register which generates 2X (X is a natural number greater than or equal to 2) pulse signals in accordance with a first clock signal or a second clock signal and outputs them, and a divided signal output circuit which generates a signal to be a third clock signal with a cycle X times longer than a cycle of the first clock signal in accordance with the 2X pulse signals and outputs it. The divided signal output circuit includes X first transistors which control whether voltage of the signal to be the third clock signal is set to first voltage; and X second transistors which control whether voltage of the signal to be the third clock signal is set to second voltage.
    • 分频电路包括根据第一时钟信号或第二时钟信号产生2X(X为大于或等于2的自然数)脉冲信号的移位寄存器,并输出它们;以及分频信号输出电路, 根据2X脉冲信号,信号成为第三时钟信号,其周期比第一时钟信号的周期长十倍,并将其输出。 分频信号输出电路包括:X个第一晶体管,其控制作为第三时钟信号的信号的电压是否被设置为第一电压; 以及X第二晶体管,其控制作为第三时钟信号的信号的电压是否被设定为第二电压。