会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • Memory system having improved multi-module memory bus structure
    • 具有改进的多模块存储器总线结构的存储器系统
    • JP2007207227A
    • 2007-08-16
    • JP2007000123
    • 2007-01-04
    • Korea Advanced Inst Of Sci TechnolSamsung Electronics Co Ltd三星電子株式会社Samsung Electronics Co.,Ltd.韓国科学技術院
    • SUNG MYUNG-HEEKIM JONG-HOONKIM JOUNG-HOKIM JIN-GOOK
    • G06F13/16G06F3/00G06F12/00
    • G11C5/063G11C5/04G11C5/14
    • PROBLEM TO BE SOLVED: To provide a memory system having a multi-module memory bus structure which can reduce or remove re-reflection through a transmission line by utilizing a Wilkinson power divider.
      SOLUTION: The memory system includes: a memory controller; a transmission bus whose one end is connected to the memory controller for transmitting a signal; the power distributor whose first node is connected to the other end of the transmission bus and having second and third nodes; a first memory module connected to the second node through a first branch bus; and a second memory module connected to the third node through a second branch bus. Consequently, occurrence of interference in the signal transmission of the first memory module is prevented by allowing a signal reflected from the second memory module to generate resonance through the second branch bus by impedance mismatching.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:提供一种具有多模块存储器总线结构的存储器系统,其可以通过利用威尔金森功率分配器来减少或消除通过传输线的再反射。 解决方案:存储器系统包括:存储器控制器; 传输总线,其一端连接到用于发送信号的存储器控​​制器; 所述电力分配器的第一节点连接到所述传输总线的另一端并且具有第二和第三节点; 通过第一分支总线连接到第二节点的第一存储器模块; 以及通过第二分支总线连接到第三节点的第二存储器模块。 因此,通过允许从第二存储器模块反射的信号通过第二分支总线通过阻抗失配产生谐振来防止第一存储器模块的信号传输中的干扰的发生。 版权所有(C)2007,JPO&INPIT