会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Liquid crystal display and thin film transistor array panel therefor
    • 液晶显示器和薄膜晶体管阵列面板
    • US07652725B2
    • 2010-01-26
    • US11288246
    • 2005-11-29
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • G02F1/1343
    • G02F1/1368G02F1/13624G02F2001/134345H01L27/1255
    • A thin film transistor array panel is provided, which includes: an insulating substrate; a gate line formed on the substrate and including a gate electrode; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer opposite the gate electrode; a data line formed on the gate insulating layer and including a first source electrode located on the semiconductor layer; first and second drain electrodes formed on the semiconductor layer, separated from each other and overlapping the gate electrode; a passivation layer formed on the data line and the first and the second drain electrodes; and first and second pixel electrodes electrically connected to the first and the second drain electrodes, respectively, wherein an overlapping area between the gate electrode and the first drain electrode is different from an overlapping area between the gate electrode and the second drain electrode.
    • 提供薄膜晶体管阵列面板,其包括:绝缘基板; 形成在所述基板上并包括栅电极的栅极线; 栅极绝缘层,形成在栅极线上; 形成在与栅电极相对的栅极绝缘层上的半导体层; 形成在所述栅绝缘层上并且包括位于所述半导体层上的第一源电极的数据线; 形成在半导体层上的第一和第二漏极彼此分离并与栅电极重叠; 形成在数据线和第一和第二漏电极上的钝化层; 以及分别与第一和第二漏电极电连接的第一和第二像素电极,其中栅电极和第一漏电极之间的重叠区域与栅电极和第二漏电极之间的重叠区域不同。
    • 3. 发明授权
    • Cell scheduling method of input and output buffered switch using simple iterative matching algorithm
    • 使用简单迭代匹配算法的输入和输出缓冲交换机的小区调度方法
    • US06904047B2
    • 2005-06-07
    • US09860273
    • 2001-05-17
    • Man-Soo HanJung-Hee LeeIn-Tack HanBhum-Cheol Lee
    • Man-Soo HanJung-Hee LeeIn-Tack HanBhum-Cheol Lee
    • H04L12/70H04L12/933H04L12/935H04L12/56
    • H04L49/1576H04L49/1523H04L49/3018H04L49/3027H04L2012/5679H04L2012/5683
    • A method for scheduling an input and output buffered ATM or packet switch and, more particularly, to a method for cell-scheduling an input and output buffered switch that is adapted to a high-speed large switch is provided. The input and output buffered switch has multiple switching planes, and its structure is used to compensated for decreasing performance of the input buffered switch resulting from HOL (head-of-line) blocking of the input buffered switch. The input and output buffered switch consists of input buffer modules grouping several input ports and output ports and output buffer modules, and each input buffer module has several FIFO queues for the associated module output buffer modules. In the input and output buffered switch having multiple switching planes, cell scheduling is carried out using a simple iterative matching (SIM) method. The SIM method consists of three operations, those are, request operation, grant operation, and accepting operation, and in the SIM method, the operations are iteratively carried out several times in one cell period, thereby matching efficiency can be increased. Each input buffered module determines simultaneously multiple FIFO queues served in one cell period, so that the SIM method with multiple selection ability has higher speed operations and better performance than conventional scheduling methods.
    • 提供一种用于调度输入和输出缓冲的ATM或分组交换机的方法,更具体地说,涉及一种适用于高速大型交换机的输入和输出缓冲交换机的小区调度方法。 输入和输出缓冲开关具有多个开关平面,其结构用于补偿由输入缓冲开关的HOL(线头)阻塞导致的输入缓冲开关的性能下降。 输入和输出缓冲交换机由输入缓冲区模块组成,分组几个输入端口和输出端口以及输出缓冲模块,每个输入缓冲区模块都有相应的模块输出缓冲模块的多个FIFO队列。 在具有多个交换平面的输入和输出缓冲交换机中,使用简单的迭代匹配(SIM)方法进行小区调度。 SIM方法由三种操作,即请求操作,授权操作和接受操作三种操作,在SIM方法中,在一个单元周期内对该操作进行多次迭代,可以提高匹配效率。 每个输入缓冲模块同时确定在一个单元周期内服务的多个FIFO队列,使得具有多种选择能力的SIM方法具有比传统调度方法更高的速度操作和更好的性能。
    • 4. 发明授权
    • Fuse housing for a microwave oven
    • 保险丝外壳为微波炉
    • US5925280A
    • 1999-07-20
    • US921360
    • 1997-08-29
    • Jung-Hee Lee
    • Jung-Hee Lee
    • F24C7/02H01H85/02H01H85/20H05B6/66H01H85/143
    • H01H85/2045H01H85/0241
    • A microwave oven comprises a main body, a cooking chamber and an electrical component compartment. The electrical component compartment contains a fuse housing which is mounted on a bracket to hold a fuse. Plastic coupling members are integrally mounted onto the fuse housing bracket, into which a fuse is inserted. Each coupling member includes a guide projecting integrally upwardly from the bracket. Both sides of the fuse housing contact respective ones of the guides. A protruding portion on the top of each guide forms a cam surface for spreading the guides apart, and a stop surface for preventing upward dislodgement of the fuse housing.
    • 微波炉包括主体,烹饪室和电气部件隔间。 电气部件隔间包含一个保险丝外壳,该保险丝外壳安装在支架上以保持保险丝。 塑料联接构件一体地安装在保险丝壳体支架上,保险丝插入该保险丝支架中。 每个联接构件包括从支架一体地向上突出的导向件。 保险丝壳体的两侧与相应的导轨接触。 每个引导件的顶部上的突出部分形成用于将引导件分开的凸轮表面和用于防止保险丝壳体向上移动的止动表面。
    • 5. 发明授权
    • Liquid crystal display and thin film transistor array panel therefor
    • 液晶显示器和薄膜晶体管阵列面板
    • US08228452B2
    • 2012-07-24
    • US12630249
    • 2009-12-03
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • G02F1/1343
    • G02F1/1368G02F1/13624G02F2001/134345H01L27/1255
    • A thin film transistor array panel is provided, which includes: an insulating substrate; a gate line formed on the substrate and including a gate electrode; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer opposite the gate electrode; a data line formed on the gate insulating layer and including a first source electrode located on the semiconductor layer; first and second drain electrodes formed on the semiconductor layer, separated from each other and overlapping the gate electrode; a passivation layer formed on the data line and the first and second drain electrodes; and first and second pixel electrodes electrically connected to the first and second electrodes, respectively, wherein an overlapping area between the gate electrode and the first drain electrode is different from an overlapping area between the gate electrode and the second drain electrode.
    • 提供薄膜晶体管阵列面板,其包括:绝缘基板; 形成在所述基板上并包括栅电极的栅极线; 栅极绝缘层,形成在栅极线上; 形成在与栅电极相对的栅极绝缘层上的半导体层; 形成在所述栅绝缘层上并且包括位于所述半导体层上的第一源电极的数据线; 形成在半导体层上的第一和第二漏极彼此分离并与栅电极重叠; 形成在所述数据线和所述第一和第二漏电极上的钝化层; 以及分别电连接到第一和第二电极的第一和第二像素电极,其中栅电极和第一漏电极之间的重叠区域与栅电极和第二漏电极之间的重叠区域不同。
    • 7. 发明授权
    • Methods of manufacturing liquid crystal display devices with reduced
susceptibility to electrostatic discharge faults
    • 制造具有降低的静电放电故障敏感性的液晶显示装置的方法
    • US5805246A
    • 1998-09-08
    • US855301
    • 1997-05-13
    • Jung-Hee LeeKweon-Sam Hong
    • Jung-Hee LeeKweon-Sam Hong
    • G02F1/133G02F1/1362G02F1/1333G02F1/13G02F1/1345
    • G02F1/136204
    • Methods of manufacturing liquid crystal display devices with reduced susceptibility to electrostatic discharge faults include delaying the removal of an electrostatic shorting bar from a liquid crystal display substrate until after a display driver has been electrically coupled to the control lines (e.g., data and gate lines) on the display substrate. Thus, in contrast to the prior art, electrostatic discharge faults can also be prevented during the step of electrically coupling display drivers to the display substrate. A preferred method includes the steps of forming a first substrate comprising a thin-film transistor display region, a plurality of data and gate lines coupled to the display region and an electrostatic shorting bar electrically interconnecting the data and gate lines together, and then electrically connecting a second substrate (e.g., printed circuit board) comprising a display driver circuit, before electrically disconnecting the electrostatic shorting bar from the plurality of control lines. Here, the step of electrically disconnecting the shorting bar from the control lines is preferably performed by removing the shorting bar from the first substrate using a cutting tool such as a saw or laser. The step of removing the shorting bar is also preferably performed at an edge of the first substrate which extends opposite an edge to which the second substrate (containing the driver circuit) is attached.
    • 制造对静电放电故障敏感性降低的液晶显示装置的方法包括延迟静电短路棒从液晶显示基板的去除,直到显示驱动器已经电耦合到控制线(例如,数据和栅极线) 在显示基板上。 因此,与现有技术相反,在将显示器驱动器电耦合到显示器基板的步骤期间,也可以防止静电放电故障。 优选的方法包括以下步骤:形成包括薄膜晶体管显示区域,耦合到显示区域的多个数据和栅极线的第一衬底和将数据和栅极线电连接在一起的静电短路棒,然后电连接 在将所述静电短路杆与所述多个控制线电气断开之前,包括显示驱动器电路的第二基板(例如,印刷电路板)。 这里,短路棒与控制线电气断开的步骤优选通过使用诸如锯或激光器的切割工具从第一基板去除短路棒来进行。 去除短路棒的步骤也优选地在与第二基板(包含驱动电路)相连的边缘相对延伸的第一基板的边缘处进行。