会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method for forming a bit line for a semiconductor device
    • 用于形成半导体器件的位线的方法
    • US06747304B2
    • 2004-06-08
    • US10673571
    • 2003-09-30
    • Jung Hoon LeeChi Sun Hwang
    • Jung Hoon LeeChi Sun Hwang
    • H01L218242
    • H01L27/10885H01L21/76897H01L23/528H01L27/10888H01L2924/0002H01L2924/00
    • The present invention discloses a method for forming a bit line of a semiconductor device which can easily perform a contact process of the semiconductor device, by forming parallel rows of I-shaped active regions, a plug poly and a ladder-type bit line. The spacing between adjacent active regions is maintained at the minimum line width. Two word lines of minimum line width and separated by the minimum line width are formed on the active region. The word lines are perpendicular to the active regions. A plug poly is formed on the active region between the word lines. A bit line contact plug is formed over the plug poly and a device isolation region. A bit line of minimum line width contacts the bit line contact plug and aligned generally parallel to the word lines is formed in a ladder-type configuration. That is, one side the lower portion of the contact plug contacts the plug poly, and the upper portion of the other side of the contact plug contacts the bit line. As a result, a storage electrode contact process may be performed using a self aligned method.
    • 本发明公开了一种用于形成半导体器件的位线的方法,其可以通过形成平行的I形有源区,插塞多晶和梯形位线来容易地执行半导体器件的接触处理。 相邻活性区域之间的间距保持在最小线宽度。 在有效区域上形成最小线宽的最小线宽分隔的两条字线。 字线垂直于有源区域。 插头多晶形成在字线之间的有源区上。 在插头多晶硅和器件隔离区域上形成位线接触插塞。 最终线宽的位线与位线接触插头接触并且大致平行于字线排列,形成梯形配置。 也就是说,一侧接触插头的下部接触插头多孔,并且接触插头的另一侧的上部接触位线。 结果,可以使用自对准方法进行存储电极接触处理。
    • 2. 发明授权
    • Method for forming a bit line for a semiconductor device
    • 用于形成半导体器件的位线的方法
    • US06649501B2
    • 2003-11-18
    • US09751940
    • 2001-01-02
    • Jung Hoon LeeChi Sun Hwang
    • Jung Hoon LeeChi Sun Hwang
    • H01L213205
    • H01L27/10885H01L21/76897H01L23/528H01L27/10888H01L2924/0002H01L2924/00
    • The present invention discloses a method for forming a bit line of a semiconductor device which can easily perform a contact process of the semiconductor device, by forming parallel rows of I-shaped active regions, a plug poly and a ladder-type bit line. The spacing between adjacent active regions is maintained at the minimum line width. Two word lines of minimum line width and separated by the minimum line width are formed on the active region. The word lines are perpendicular to the active regions. A plug poly is formed on the active region between the word lines. A bit line contact plug is formed over the plug poly and a device isolation region. A bit line of minimum line width contacts the bit line contact plug and aligned generally parallel to the word lines is formed in a ladder-type configuration. That is, one side the lower portion of the contact plug contacts the plug poly, and the upper portion of the other side of the contact plug contacts the bit line. As a result, a storage electrode contact process may be performed using a self aligned method.
    • 本发明公开了一种用于形成半导体器件的位线的方法,其可以通过形成平行的I形有源区,插塞多晶和梯形位线来容易地执行半导体器件的接触处理。 相邻活性区域之间的间距保持在最小线宽度。 在有效区域上形成最小线宽的最小线宽分隔的两条字线。 字线垂直于有源区域。 插头多晶形成在字线之间的有源区上。 在插头多晶硅和器件隔离区域上形成位线接触插塞。 最终线宽的位线与位线接触插头接触并且大致平行于字线排列,形成梯形配置。 也就是说,一侧接触插头的下部接触插头多孔,并且接触插头的另一侧的上部接触位线。 结果,可以使用自对准方法来执行存储电极接触处理。