专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080056036A1 Semiconductor memory device 失效
标题翻译：半导体存储器件
公开(公告)号：US20080056036A1
公开(公告)日：2008-03-06
申请号：US11824423
申请日：2007-06-29
申请人： Jong-Won Lee , Sung-Kwon Cho
发明人： Jong-Won Lee , Sung-Kwon Cho
IPC分类号： G11C7/00 , G11C29/00
CPC分类号： G11C11/406 , G11C11/401 , G11C11/40618 , G11C29/48 , G11C29/50 , G11C29/50012
摘要： A semiconductor memory device checks a RAS timing to recognize and set an operation timing of the semiconductor memory device. The semiconductor memory device includes an input buffer, a RAS timing controller and a bank controller. The input buffer transmits a RAS timing test signal. The RAS timing controller generates a RAS timing signal. The bank controller controls a refresh operation timing in response to an output of the input buffer in a test mode and the RAS timing signal in a normal mode.
摘要翻译：半导体存储器件检查RAS定时以识别并设置半导体存储器件的操作定时。半导体存储器件包括输入缓冲器，RAS定时控制器和存储体控制器。输入缓冲器发送RAS定时测试信号。 RAS定时控制器产生RAS定时信号。银行控制器响应于测试模式下的输入缓冲器的输出和正常模式下的RAS定时信号来控制刷新操作定时。

2. 发明授权

US07545687B2 Semiconductor memory device 失效
标题翻译：半导体存储器件
公开(公告)号：US07545687B2
公开(公告)日：2009-06-09
申请号：US11824423
申请日：2007-06-29
申请人： Jong-Won Lee , Sung-Kwon Cho
发明人： Jong-Won Lee , Sung-Kwon Cho
IPC分类号： G11C7/00
CPC分类号： G11C11/406 , G11C11/401 , G11C11/40618 , G11C29/48 , G11C29/50 , G11C29/50012
摘要： A semiconductor memory device checks a RAS timing to recognize and set an operation timing of the semiconductor memory device. The semiconductor memory device includes an input buffer, a RAS timing controller and a bank controller. The input buffer transmits a RAS timing test signal. The RAS timing controller generates a RAS timing signal. The bank controller controls a refresh operation timing in response to an output of the input buffer in a test mode and the RAS timing signal in a normal mode.
摘要翻译：半导体存储器件检查RAS定时以识别并设置半导体存储器件的操作定时。半导体存储器件包括输入缓冲器，RAS定时控制器和存储体控制器。输入缓冲器发送RAS定时测试信号。 RAS定时控制器产生RAS定时信号。银行控制器响应于测试模式下的输入缓冲器的输出和正常模式下的RAS定时信号来控制刷新操作定时。

3. 发明授权

US09061904B2 Cellulose sheathed nanotube fiber 有权
标题翻译：纤维素护套纳米管纤维
公开(公告)号：US09061904B2
公开(公告)日：2015-06-23
申请号：US13157758
申请日：2011-06-10
申请人： Minoru Miyauchi , Jianjun Miao , Trevor J. Simmons , Jong-Won Lee , Thomas V. Doherty , Jonathan S. Dordick , Robert J. Linhardt
发明人： Minoru Miyauchi , Jianjun Miao , Trevor J. Simmons , Jong-Won Lee , Thomas V. Doherty , Jonathan S. Dordick , Robert J. Linhardt
IPC分类号： B23B9/04 , B29C47/04 , D02G3/00 , B82Y30/00 , D01D5/00 , D01F1/09 , D01F8/02 , H01G9/02 , H01G11/52
CPC分类号： B82Y30/00 , D01D5/0007 , D01F1/09 , D01F2/02 , D01F8/02 , H01G9/02 , H01G11/52 , Y02E60/13 , Y10T428/2918
摘要： Embodiments of the invention provide a cellulose-sheathed carbon nanotube fiber. One aspect of the invention provides a sheathed nanotube fiber comprising: a carbon nanotube fiber; and a cellulose sheath extending co-axially along at least a first portion of a length of the carbon nanotube fiber. Another aspect of the invention provides a method of forming a sheathed carbon nanotube fiber, the method comprising: co-electrospinning a carbon nanotube fiber gel core within a cellulose solution sheath.
摘要翻译：本发明的实施方案提供了一种纤维素包覆的碳纳米管纤维。本发明的一个方面提供一种护套纳米管纤维，其包含：碳纳米管纤维; 以及沿所述碳纳米管纤维的长度的至少第一部分同轴延伸的纤维素护套。本发明的另一方面提供了一种形成护套碳纳米管纤维的方法，所述方法包括：在纤维素溶液鞘内共同静电纺丝碳纳米管纤维凝胶芯。

4. 发明申请

US20140063888A1 MEMORY ARRAY PLANE SELECT AND METHODS 有权
标题翻译：内存阵列选择和方法
公开(公告)号：US20140063888A1
公开(公告)日：2014-03-06
申请号：US13597520
申请日：2012-08-29
申请人： Jong-Won Lee , Gianpaolo Spadini
发明人： Jong-Won Lee , Gianpaolo Spadini
IPC分类号： G11C5/06 , H01L21/8239 , G11C11/00
CPC分类号： G11C13/0023 , G11C5/025 , G11C8/12 , G11C11/1653 , G11C11/1659 , G11C13/0002 , G11C13/0004 , G11C13/003 , G11C13/0069 , G11C2213/71
摘要： Memory arrays and methods of forming the same are provided. An example memory array can include at least one plane having a plurality of memory cells arranged in a matrix and a plurality of plane selection devices. Groups of the plurality of memory cells are communicatively coupled to a respective one of a plurality of plane selection devices. A decode logic having elements is formed in a substrate material and communicatively coupled to the plurality of plane selection devices. The plurality of memory cells and the plurality of plane selection devices are not formed in the substrate material.
摘要翻译：提供了存储器阵列及其形成方法。示例性存储器阵列可以包括具有以矩阵形式布置的多个存储单元和多个平面选择装置的至少一个平面。多个存储器单元的组通信地耦合到多个平面选择装置中的相应一个。具有元件的解码逻辑形成在衬底材料中并且通信地耦合到多个平面选择装置。多个存储单元和多个平面选择装置不形成在基板材料中。

5. 发明授权

US08298088B2 Method and system for operating online 8-direction battle game using personal computer 有权
标题翻译：使用个人电脑进行在线8方向战斗游戏的方法和系统
公开(公告)号：US08298088B2
公开(公告)日：2012-10-30
申请号：US12760722
申请日：2010-04-15
申请人： Jong-Won Lee
发明人： Jong-Won Lee
IPC分类号： A63F13/12
CPC分类号： A63F13/422 , A63F13/833 , A63F2300/407 , A63F2300/6054 , A63F2300/8029
摘要： A method and system for operating an online 8-direction battle game using a personal computer (PC) are provided. The system operates the 8-direction battle game through interfacing with a game providing module to provide the 8-direction battle game in an online mode with a PC. The system includes an auto-targeting unit to automatically target an object to perform a battle against a character designated by a user of the PC in the 8-direction battle game, the object being within a predetermined range from a position of the character, and a game controller to automatically control a direction in which the character faces the object based on a distance between the object and the character.
摘要翻译：提供了一种使用个人计算机（PC）操作在线8方向战斗游戏的方法和系统。该系统通过与游戏提供模块的接口操作8方向战斗游戏，以PC在线模式提供8方向战斗游戏。该系统包括自动定位单元，用于自动对象，以在与8个方向的战斗游戏中的PC的用户指定的角色进行对抗，该对象位于从角色位置的预定范围内，以及游戏控制器，用于基于对象和角色之间的距离来自动控制角色面向对象的方向。

6. 发明授权

US08199600B2 Voltage generator for peripheral circuit 有权
标题翻译：外围电路用电压发生器
公开(公告)号：US08199600B2
公开(公告)日：2012-06-12
申请号：US11529421
申请日：2006-09-27
申请人： Ho-Uk Song , Jong-Won Lee
发明人： Ho-Uk Song , Jong-Won Lee
IPC分类号： G11C5/14
CPC分类号： G11C5/14
摘要： A voltage generator for a peripheral circuit, the voltage generator includes: a voltage supplier supplying a peripheral circuit voltage having a voltage level maintained at a reference voltage level, the peripheral circuit voltage outputted in response to a driving signal; and a voltage level compensator increasing the voltage level of the peripheral circuit voltage in response to a column path command.
摘要翻译：一种用于外围电路的电压发生器，所述电压发生器包括：提供具有保持在参考电压电平的电压电平的外围电路电压的电压供给器，响应于驱动信号输出的外围电路电压; 以及电压电平补偿器，其响应于列路径命令增加外围电路电压的电压电平。

7. 发明申请

US20110305903A1 SHEATHED NANOTUBE FIBER AND METHOD OF FORMING SAME 有权
公开(公告)号：US20110305903A1
公开(公告)日：2011-12-15
申请号：US13157758
申请日：2011-06-10
申请人： Minoru Miyauchi , Jianjun Miao , Trevor J. Simmons , Jong-Won Lee , Thomas V. Doherty , Jonathan S. Dordick , Robert J. Linhardt
发明人： Minoru Miyauchi , Jianjun Miao , Trevor J. Simmons , Jong-Won Lee , Thomas V. Doherty , Jonathan S. Dordick , Robert J. Linhardt
IPC分类号： B32B9/04 , B29C47/04 , D02G3/00 , B82Y30/00
CPC分类号： B82Y30/00 , D01D5/0007 , D01F1/09 , D01F2/02 , D01F8/02 , H01G9/02 , H01G11/52 , Y02E60/13 , Y10T428/2918
摘要： Embodiments of the invention provide a cellulose-sheathed carbon nanotube fiber. One aspect of the invention provides a sheathed nanotube fiber comprising: a carbon nanotube fiber; and a cellulose sheath extending co-axially along at least a first portion of a length of the carbon nanotube fiber. Another aspect of the invention provides a method of forming a sheathed carbon nanotube fiber, the method comprising: co-electrospinning a carbon nanotube fiber gel core within a cellulose solution sheath.
摘要翻译：本发明的实施方案提供了一种纤维素包覆的碳纳米管纤维。本发明的一个方面提供一种护套纳米管纤维，其包含：碳纳米管纤维; 以及沿所述碳纳米管纤维的长度的至少第一部分同轴延伸的纤维素护套。本发明的另一方面提供了一种形成护套碳纳米管纤维的方法，所述方法包括：在纤维素溶液鞘内共同静电纺丝碳纳米管纤维凝胶芯。

8. 发明申请

US20100015729A1 METHODS OF FORMING A THIN FERROELECTRIC LAYER AND METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING THE SAME 失效
标题翻译：形成薄膜层的方法和制造包括其的半导体器件的方法
公开(公告)号：US20100015729A1
公开(公告)日：2010-01-21
申请号：US12503440
申请日：2009-07-15
申请人： Suk-Hun Choi , Jong-Won Lee , Chang-Ki Hong , Bo-Un Yoon
发明人： Suk-Hun Choi , Jong-Won Lee , Chang-Ki Hong , Bo-Un Yoon
IPC分类号： H01L21/28
CPC分类号： H01L27/11507 , H01L21/3105 , H01L21/31053 , H01L28/55
摘要： In methods of forming a thin ferroelectric layer and methods of manufacturing a semiconductor device, a preliminary ferroelectric layer is formed on a substrate by depositing a metal oxide including lead, zirconium and titanium. The surface of the preliminary ferroelectric layer is polished using a slurry composition including an acrylic acid polymer, abrasive particles, and water to form a thin ferroelectric layer on the substrate. The slurry composition may reduce a polishing rate of the preliminary ferroelectric layer such that removal of a bulk portion of the preliminary ferroelectric layer may be suppressed and the surface roughness of the preliminary ferroelectric layer may be improved.
摘要翻译：在形成薄铁电体层的方法和制造半导体器件的方法中，通过沉积包括铅，锆和钛的金属氧化物，在衬底上形成初步铁电层。使用包括丙烯酸聚合物，磨料颗粒和水的浆料组合物对预制铁电层的表面进行抛光，以在基材上形成薄铁电层。浆料组合物可以降低预备铁电体层的抛光速率，从而可以抑制初级铁电层的体积部分的去除，并且可以提高预铁电层的表面粗糙度。

9. 发明申请

US20070264793A1 Methods of Manufacturing Semiconductor Memory Devices with Unit Cells Having Charge Trapping Layers 失效
标题翻译：制造具有电荷陷阱层的单元电池的半导体存储器件的方法
公开(公告)号：US20070264793A1
公开(公告)日：2007-11-15
申请号：US11746761
申请日：2007-05-10
申请人： Jung-Min Oh , Jeong-Nam Han , Chang-Ki Hong , Kun-Tack Lee , Dae-Hyuk Kang , Woo-Gwam Shim , Jong-Won Lee
发明人： Jung-Min Oh , Jeong-Nam Han , Chang-Ki Hong , Kun-Tack Lee , Dae-Hyuk Kang , Woo-Gwam Shim , Jong-Won Lee
IPC分类号： H01L21/76
CPC分类号： H01L27/115 , H01L21/76229 , H01L27/11568
摘要： In a method of manufacturing a semiconductor device such as a SONOS type semiconductor device, a trench is formed on a substrate. An isolation layer protruding from the substrate is formed to fill the trench. After a first layer is formed on the substrate, a preliminary second layer pattern is formed on the first layer. The preliminary second layer pattern has an upper face substantially lower than or substantially equal to an upper face of the isolation layer. A third layer is formed on the preliminary second layer and the isolation layer. A fourth layer is formed on the third layer. The fourth layer, the third layer, the preliminary second layer pattern and the first layer are partially etched to form a gate structure on the substrate. Source/drain regions are formed at portions of the substrate adjacent to the gate structure.
摘要翻译：在制造诸如SONOS型半导体器件的半导体器件的方法中，在衬底上形成沟槽。形成从衬底突出的隔离层以填充沟槽。在基板上形成第一层之后，在第一层上形成预备的第二层图案。预备的第二层图案具有基本上低于或基本上等于隔离层的上表面的上表面。在初步第二层和隔离层上形成第三层。在第三层上形成第四层。部分蚀刻第四层，第三层，初步第二层图案和第一层，以在基板上形成栅极结构。源极/漏极区域形成在与栅极结构相邻的衬底的部分处。

10. 发明授权

US07260006B2 Bitline driving circuit in semiconductor memory device and driving method thereof 失效
标题翻译：半导体存储器件中的位线驱动电路及其驱动方法
公开(公告)号：US07260006B2
公开(公告)日：2007-08-21
申请号：US11311273
申请日：2005-12-20
申请人： Jong-Won Lee
发明人： Jong-Won Lee
IPC分类号： G11C7/00
CPC分类号： G11C11/4094 , G11C7/12
摘要： There is provided a bitline driving circuit and its driving method for minimizing a leakage current flowing between a wordline and a bitline in a power down mode and a self-refresh mode. The bitline driving circuit for reducing a leakage current in a semiconductor memory device includes a main driving block for precharging a bitline pair connected to a sense amplifier with a same voltage level, controlled by a main bitline equalizing signal; a sub driving block for equalizing a voltage level of a bitline pair connected to a cell array voltage in a precharge mode, controlled by a sub bitline equalizing signal; and a bitline isolation block for electrically disconnecting the main driving block and the sub driving block, controlled by a bitline isolation signal.
摘要翻译：提供了一种位线驱动电路及其驱动方法，用于在断电模式和自刷新模式下最小化在字线和位线之间流动的漏电流。用于减少半导体存储器件中的漏电流的位线驱动电路包括：主驱动块，用于对连接到具有相同电压电平的读出放大器的位线对进行预充电，由主位线均衡信号控制; 子驱动块，用于在由预定的充电模式中连接到单元阵列电压的位线对的电压电平进行均衡，该预充电模式由子位线均衡信号控制; 以及位线隔离块，用于电断开主驱动块和副驱动块，由位线隔离信号控制。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式