专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4447874A Apparatus and method for communication of information between processes in an information system 失效
标题翻译：用于在信息系统中的进程之间进行信息通信的装置和方法
公开(公告)号：US4447874A
公开(公告)日：1984-05-08
申请号：US254185
申请日：1981-04-14
申请人： John J. Bradley , Benjamin S. Franklin , David M. Slosberg , Marc Appell , Jean-Claude Cassonnet , Philippe D. De Sabatier
发明人： John J. Bradley , Benjamin S. Franklin , David M. Slosberg , Marc Appell , Jean-Claude Cassonnet , Philippe D. De Sabatier
IPC分类号： G06F9/46 , G06F12/14 , G06F9/00
CPC分类号： G06F9/54 , G06F12/1491 , G06F9/463
摘要： An apparatus for enabling communication of information between processes being carried out on a computing system. Each process is assigned a control block including a specialized memory element. A process being executed modifies the state of each memory element if it discovers any information of interest to processes awaiting execution. Before the next process is executed, the memory element in its control block is tested to find out if the previously-executed process left any information of interest.
摘要翻译：一种用于在计算系统上执行的进程之间进行信息通信的装置。每个进程被分配一个控制块，其中包含一个专门的存储元件。正在执行的进程如果发现任何感兴趣的信息以处理等待执行，则修改每个存储元件的状态。在执行下一个进程之前，测试其控制块中的存储器元件，以确定先前执行的进程是否留下任何感兴趣的信息。

2. 发明授权

US4084228A Process management structures and hardware/firmware control 失效
标题翻译：过程管理结构和硬件/固件控制
公开(公告)号：US4084228A
公开(公告)日：1978-04-11
申请号：US529012
申请日：1974-12-02
申请人： Patrick Dufond , Jean-Claude Cassonnet , Jean-Louis Bogaert , Philippe-Hubert DE Rivet , John J. Bradley , Benjamin S. Franklin
发明人： Patrick Dufond , Jean-Claude Cassonnet , Jean-Louis Bogaert , Philippe-Hubert DE Rivet , John J. Bradley , Benjamin S. Franklin
IPC分类号： G06F9/48 , G06F15/16 , G06F9/18
CPC分类号： G06F9/4881
摘要： A system and method for computer process dispatching in a multiprogramming/multiprocessing environment is disclosed. Each process in the multiprogramming/multiprocessing computer system may be in one of four states at any given time as follows:1. Running -- the process is in control of the computer system and is directing the operation of the central processing unit (CPU);2. ready -- the process is ready to run as soon as it is given control of the CPU;3. waiting -- the process is waiting for an external event to occur so it can either resume running or enter the ready state;4. Suspended -- the process has been temporarily stopped (from a source external to the process).The dispatcher is a firmware/hardware structure that controls the first three states of the process--i.e. running, ready and waiting states.

3. 发明授权

US3997895A Data processing system with a microprogrammed dispatcher for working either in native or non-native mode 失效
标题翻译：具有微程序调度器的数据处理系统，用于以本地或非本地模式工作
公开(公告)号：US3997895A
公开(公告)日：1976-12-14
申请号：US528824
申请日：1974-12-02
申请人： Jean-Claude Cassonnet , Andre Milleret
发明人： Jean-Claude Cassonnet , Andre Milleret
IPC分类号： G06F9/22 , G06F9/455 , G06F15/16 , G06F9/06
CPC分类号： G06F9/226 , G06F9/45533
摘要： A data processing system having a common data bus to which access is gained by at least a control store, an arithmetic logic unit (ALU) and an emulator unit (EMU). The control store includes a microprogrammable switch for enabling either the EMU or the ALU to process instructions received on a common bus. Common opcode bits in the instruction are interpreted by either the ALU or the EMU and responded to thereby depending upon the state of a control register in the control store. The instructions are stored in a control store array in the control store coupled with the bus, and allows operation of either the ALU (native mode of operation) or the EMU (non-native mode of operation), dependent upon the microprogram's instruction in the control store thereby giving increased efficiency of operation of the system.
摘要翻译：一种数据处理系统，具有至少由控制存储器，算术逻辑单元（ALU）和仿真器单元（EMU）获取访问的公共数据总线。控制存储器包括一个微程序开关，用于使EMU或ALU能够处理在公共总线上接收的指令。指令中的公共操作码位由ALU或EMU解释，并根据控制存储器中的控制寄存器的状态进行响应。这些指令存储在与总线耦合的控制存储器中的控制存储阵列中，并且允许ALU（本机操作模式）或EMU（非本地操作模式）的操作，这取决于微程序在从而提高系统的运行效率。

4. 发明授权

US5367693A System for dialog among processors and dispatching processes to processors which monitors the number of acknowledgements to processing requests 失效
标题翻译：处理器之间的对话系统和向处理器发送调度过程的系统，该处理器监视处理请求的确认次数
公开(公告)号：US5367693A
公开(公告)日：1994-11-22
申请号：US710340
申请日：1991-06-05
申请人： Jean-Claude Cassonnet , Jean-Louis Fressineau , Georges Lecourtier
发明人： Jean-Claude Cassonnet , Jean-Louis Fressineau , Georges Lecourtier
IPC分类号： G06F15/16 , G06F15/167 , G06F15/177 , G06F13/14
CPC分类号： G06F15/167
摘要： For certain operations executed in a multiprocessor system, the processors communicate with one another by exchanging requests and acknowledgements. To improve performance, the invention proposes a method by which the operations which require sending of multiple requests proceed without taking into account the reception of the acknowledgements. The total number of requests required is calculated and the number of acknowledgements received is counted. The end of the operation is conditioned by the equality of these two numbers. The invention also relates to a system for employing the method, and to the application of the method to dispatching.
摘要翻译：对于在多处理器系统中执行的某些操作，处理器通过交换请求和确认来相互通信。为了提高性能，本发明提出了一种方法，通过该方法需要发送多个请求的操作而不考虑确认的接收。计算所需要求的总数，并计算收到的确认数。操作的结束是由这两个数字的平等所决定的。本发明还涉及一种采用该方法的系统以及该方法的应用。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式