专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130166425A1 NETWORK OUTAGE REDUNDANCY MODULE 审中-公开
标题翻译：网络退出冗余模块
公开(公告)号：US20130166425A1
公开(公告)日：2013-06-27
申请号：US13335645
申请日：2011-12-22
申请人： Jianing Chen , Nathan Moore , Jim Ransco, II , John Dillon
发明人： Jianing Chen , Nathan Moore , Jim Ransco, II , John Dillon
IPC分类号： G06F15/173 , G06Q40/00
CPC分类号： G06F21/608 , H04L63/04
摘要： A network outage and redundancy module which provides improved security, platform independence and continuity in information between financial hardware and enterprise applications.
摘要翻译：网络中断和冗余模块，提供金融硬件与企业应用之间的信息安全性，平台独立性和连续性。

2. 发明授权

US10262147B2 Network outage redundancy module 有权
公开(公告)号：US10262147B2
公开(公告)日：2019-04-16
申请号：US13335645
申请日：2011-12-22
申请人： Jianing Chen , Nathan Moore , Jim Ransco, II , John Dillon
发明人： Jianing Chen , Nathan Moore , Jim Ransco, II , John Dillon
IPC分类号： G06Q20/04 , G06Q20/18 , G06Q20/10 , G06F21/60 , H04L29/06
摘要： A network outage and redundancy module which provides improved security, platform independence and continuity in information between financial hardware and enterprise applications.

3. 外观设计

USD808380S1 Financial services kiosk 有权
公开(公告)号：USD808380S1
公开(公告)日：2018-01-23
申请号：US29560814
申请日：2016-04-11
申请人： John Dillon , Jim Ransco, II , John W. Smith
设计人： John Dillon , Jim Ransco, II , John W. Smith

4. 外观设计

USD841643S1 Financial services kiosk 有权
公开(公告)号：USD841643S1
公开(公告)日：2019-02-26
申请号：US29629198
申请日：2017-12-12
申请人： John Dillon , Jim W. Ransco , John W. Smith
设计人： John Dillon , Jim W. Ransco , John W. Smith
摘要： FIG. 1 is a perspective view of a third embodiment of a financial services kiosk, showing our new design;
FIG. 2 is a first view thereof;
FIG. 3 is a second side view thereof;
FIG. 4 is a third side view thereof;
FIG. 5 is a fourth side view thereof;
FIG. 6 is a top plan view thereof; and,
FIG. 7 is a bottom plan view thereof.
Broken lines in the drawings are for illustrative purposes only and form no part of the claimed design.

5. 发明申请

US20100024459A1 Cover for a Wall-Mounted Packaged Terminal Air Conditioning (PTAC) Unit 失效
标题翻译：封闭式封装式终端空调（PTAC）单元
公开(公告)号：US20100024459A1
公开(公告)日：2010-02-04
申请号：US12493880
申请日：2009-06-29
申请人： John Dillon
发明人： John Dillon
IPC分类号： F25D23/00 , B23P19/04
CPC分类号： F24F1/0007 , F24F13/20 , F24F2001/004 , F24F2001/0048 , Y10T29/53
摘要： Embodiments of the present invention provide a cover for a Packaged Terminal Air Conditioning (PTAC) unit. Embodiments of the cover include a gasket on an interior portion of the cover sealing against a portion of the PTAC unit to prevent air recirculation. Other embodiments of the cover include a screen configured to capture large debris. Other embodiments of the cover include solid wood panels with stain and lacquer on both sides of the panels.
摘要翻译：本发明的实施例提供了一种用于打包终端空调（PTAC）单元的盖。盖的实施例包括在盖的内部部分上的垫圈，其密封抵靠PTAC单元的一部分以防止空气再循环。盖的其它实施例包括配置成捕获大碎片的屏幕。盖的其它实施例包括在面板的两侧上具有污渍和漆的实木面板。

6. 发明申请

US20070115043A1 CURRENT CONTROL TECHNIQUE 失效
标题翻译：电流控制技术
公开(公告)号：US20070115043A1
公开(公告)日：2007-05-24
申请号：US11625711
申请日：2007-01-22
申请人： Billy Garrett , John Dillon , Michael Ching , William Stonecypher , Andy Chan , Matthew Griffin , Nancy Dillon
发明人： Billy Garrett , John Dillon , Michael Ching , William Stonecypher , Andy Chan , Matthew Griffin , Nancy Dillon
IPC分类号： G05F1/10
CPC分类号： H04L25/028 , G06F13/4077 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C29/02 , G11C29/021 , G11C29/028 , H03K19/00384 , H03K19/018585 , H04L25/0266 , H04L25/0272 , H04L25/0282 , H04L25/0298
摘要： An output driver circuit and current control technique to facilitate high-speed buses with low noise is used to interface with high-speed dynamic RAMs (DRAMs). The architecture includes the following components: an input isolation block (120), an analog voltage divider (104), an input comparator (125), a sampling latch (130), a current control counter (115), and a bitwise output driver (output driver A 107 and output driver B 111).
摘要翻译：使用输出驱动电路和电流控制技术，以便于低噪声的高速总线与高速动态RAM（DRAM）接口。该架构包括以下组件：输入隔离块（120），模拟分压器（104），输入比较器（125），采样锁存器（130），电流控制计数器（115）和按位输出驱动器（输出驱动器A107和输出驱动器B111）。

7. 发明申请

US20050273958A1 Sponge and cloth cleaning device 审中-公开
标题翻译：海绵和布清洁装置
公开(公告)号：US20050273958A1
公开(公告)日：2005-12-15
申请号：US10868532
申请日：2004-06-14
申请人： John Dillon
发明人： John Dillon
IPC分类号： A47L13/16 , A47L13/17
CPC分类号： A47L13/16
摘要： A relatively thick sponge has a washable microfiber cloth that removably covers at least a portion of the sponge, and is particularly well adapted for automotive use by virtue of a microfiber pile on the cloth. Preferred cloth coverings have microfibers with a length (pile height) of between 0.5 and 0.11 cm, and more preferably between 0.7 and 0.9 cm. The sponge can be any suitable size and shape, but is preferably dog bone shaped, having a length of at least 10 cm, a width of at least 6 cm, and a thickness of at least 2 cm. The cloth is preferably sized and dimensioned to completely enclose the sponge.
摘要翻译：相对较厚的海绵具有可洗涤的超细纤维布，其可移除地覆盖海绵的至少一部分，并且特别适合于通过布上的微纤维桩而适用于汽车使用。优选的布料覆盖物具有长度（绒头高度）在0.5至0.11cm之间，更优选在0.7至0.9cm之间的微纤维。海绵可以是任何合适的尺寸和形状，但优选为狗骨形，长度至少为10厘米，宽度至少为6厘米，厚度至少为2厘米。优选地，所述布的尺寸和尺寸被设计成完全包围所述海绵。

8. 发明申请

US20050099218A1 System including an integrated circuit memory device having an adjustable output voltage setting 失效
标题翻译：系统包括具有可调输出电压设置的集成电路存储器件
公开(公告)号：US20050099218A1
公开(公告)日：2005-05-12
申请号：US11011077
申请日：2004-12-14
申请人： Billy Garrett , John Dillon , Nancy Dillon , Michael Ching , William Stonecynher , Andy Chan , Matthew Griffin
发明人： Billy Garrett , John Dillon , Nancy Dillon , Michael Ching , William Stonecynher , Andy Chan , Matthew Griffin
IPC分类号： G06F13/40 , G11C7/10 , H03K19/003 , H03K19/0185 , H04L25/02 , H03B1/00
CPC分类号： H04L25/028 , G06F13/4077 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C29/02 , G11C29/021 , G11C29/028 , H03K19/00384 , H03K19/018585 , H04L25/0266 , H04L25/0272 , H04L25/0282 , H04L25/0298
摘要： A system including an integrated circuit memory device. The integrated circuit device comprises a register to store a value representative of an output voltage setting. A circuit holds a value representative of an adjustment to the output voltage setting. An output driver outputs a drive voltage during a calibration operation, wherein a signal is generated based on a comparison between a signal derived from the drive voltage and a reference voltage. The signal updates the value representative of the adjustment to the output voltage setting.
摘要翻译：一种包括集成电路存储器件的系统。集成电路装置包括用于存储代表输出电压设置的值的寄存器。电路保持表示对输出电压设置的调整的值。输出驱动器在校准操作期间输出驱动电压，其中基于从驱动电压导出的信号与参考电压之间的比较产生信号。信号将表示调整的值更新为输出电压设置。

9. 发明申请

US20220122187A1 METHOD OF SECURED PROCEDURAL APPLICATION FOR REVENUE GENERATION AND REVENUE MANAGEMENT 有权
公开(公告)号：US20220122187A1
公开(公告)日：2022-04-21
申请号：US17071841
申请日：2020-10-15
申请人： John Dillon
发明人： John Dillon
IPC分类号： G06Q40/00 , G06Q40/02 , G06Q20/12 , G06Q50/00 , G06Q50/26 , G06Q10/10 , G06Q10/02
摘要： The present invention relates to method of secured procedural application which creates opportunities for generation of revenue followed by automated financial management of same on a single platform. Automated revenue management comprises but not limited to revenue generation, displaying generated revenues received, with holding a percent of revenue as service fee and providing automated tax filing service on behalf of subscriber. Method of process application consists of three interdependent modules which include: 1. User application 2. Subscriber application and 3. Web-based application. The secured procedural application comprises of first module, which is a platform for registration through payment for users and subscribers and also creates payment based communication between Users and Subscribers. Second module is Subscriber usage only module showcasing usage of specific options and third module is for Subscriber administrative use and automated revenue management.

10. 发明申请

US20070118711A1 TRANSCEIVER WITH LATENCY ALIGNMENT CIRCUITRY 有权
公开(公告)号：US20070118711A1
公开(公告)日：2007-05-24
申请号：US11624966
申请日：2007-01-19
申请人： Kevin Donnelly , Mark Johnson , Chanh Tran , John Dillon , Nancy Dillon
发明人： Kevin Donnelly , Mark Johnson , Chanh Tran , John Dillon , Nancy Dillon
IPC分类号： G06F13/00
CPC分类号： G06F13/405 , G06F13/4022 , G06F13/4243
摘要： In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface receives data from a second channel using a third clock signal and transmits data to the second channel using a fourth clock signal. A re-timer re-times data received from the first channel using the first clock signal and retransmits the data to the second channel using the fourth clock signal.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式