会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • MULTI-PATH ACCESSIBLE SEMICONDUCTOR MEMORY DEVICE HAVING MAILBOX AREAS AND MAILBOX ACCESS CONTROL METHOD THEREOF
    • 具有邮箱区域和邮箱访问控制方法的多通道可访问半导体存储器件
    • US20110035544A1
    • 2011-02-10
    • US12909069
    • 2010-10-21
    • Chi-Sung OHYong-Jun KIMKyung-Woo NAMJin-Kuk KIMSoo-Young KIM
    • Chi-Sung OHYong-Jun KIMKyung-Woo NAMJin-Kuk KIMSoo-Young KIM
    • G06F12/06G06F12/00
    • G11C5/02G11C8/12
    • A multipath accessible semiconductor memory device having a mailbox area and a mailbox access control method thereof are provided. The semiconductor memory device includes N number of ports, at least one shared memory area allocated in a memory cell array, and N number of mailbox areas for message communication. The at least one shared memory area is operationally connected to the N number of ports, and is accessible through a plurality of data input/output lines to form a data access path between the at least one shared memory area and one port, having an access right to the at least one memory area, among the N number of ports. The N number of mailbox areas are provided in one-to-one correspondence with the N number of ports and are accessible through the plurality of data input/output lines when an address of a predetermined area of the at least one shared memory area is applied to the semiconductor memory device. An efficient layout of mailboxes and an efficient message access path can be obtained.
    • 提供具有邮箱区域和邮箱访问控制方法的多路径可访问半导体存储装置。 半导体存储器件包括N个端口,分配在存储单元阵列中的至少一个共享存储区域和N个用于消息通信的邮箱区域。 所述至少一个共享存储区域可操作地连接到所述N个端口,并且可通过多个数据输入/输出线路访问,以在所述至少一个共享存储区域和一个端口之间形成数据访问路径, 在N个端口中的至少一个存储区域的权限。 N个邮箱区域与N个端口一一对应地提供,并且当应用至少一个共享存储区域的预定区域的地址时可以通过多个数据输入/输出线路访问邮箱区域 到半导体存储器件。 可以获得邮箱的有效布局和高效的邮件访问路径。
    • 7. 发明申请
    • LAYOUT METHOD OF SEMICONDUCTOR DEVICE WITH JUNCTION DIODE FOR PREVENTING DAMAGE DUE TO PLASMA CHARGE
    • 具有连接二极管的半导体器件的布局方法,用于防止等离子体充电造成的损坏
    • US20090061579A1
    • 2009-03-05
    • US12047071
    • 2008-03-12
    • Soo-Young KIMJong-Hak WON
    • Soo-Young KIMJong-Hak WON
    • H01L21/8234
    • H01L27/0255H01L27/0629
    • Provided is a layout method of junction diodes for preventing damage caused by plasma charge. The layout method includes operations of forming an active layer so as to form a plurality of active regions in a unit layout pattern; forming a gate layer so as to form a plurality of gate regions on the active regions; forming a first conductive type doping region in at least one of the plurality of active regions within a well layer where a second conductive type well region is formed so as to form a first conductive type active region; forming a second conductive type doping region in at least one of the plurality of active regions outside of the second conductive type well region so as to form a second conductive type active region; and forming a second conductive type doping region connected with the gate regions so as to form a junction diode in at least one active region between the first and second conductive type active regions.
    • 提供了用于防止由等离子体电荷引起的损坏的结二极管的布局方法。 布局方法包括以单元布局图案形成有源层以形成多个有源区域的操作; 形成栅极层,以便在有源区上形成多个栅极区; 在形成第二导电类型阱区的阱层内的多个有源区域中的至少一个中形成第一导电型掺杂区域,以形成第一导电型有源区; 在所述第二导电类型阱区域外的所述多个有源区域中的至少一个中形成第二导电型掺杂区域,以形成第二导电型有源区域; 以及形成与所述栅极区域连接的第二导电型掺杂区域,以在所述第一和第二导电型有源区域之间的至少一个有源区域中形成结二极管。