会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • In-plane switching mode liquid crystal display device
    • 平面切换模式液晶显示装置
    • US08670083B2
    • 2014-03-11
    • US12652509
    • 2010-01-05
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • G02F1/1333G02F1/1343
    • G02F1/134363G02F1/13439G09G3/3614G09G3/3655G09G2300/0434
    • An IPS mode LCD device is disclosed in which a common voltage drop and delay is decreased. The LCD includes gate and data lines crossing each other to define pixel regions. Thin film transistors are formed at crossing portions of the gate and data lines. Common lines are parallel with the gate lines and common electrodes project from the common lines parallel with the data lines. Pixel electrodes connected with drain electrodes of the thin film transistors are formed in the pixel regions between the parallel common electrodes. A first common voltage supplying line applies a first common voltage or a second common voltage to a closed circuit formed by grouping the adjacent odd numbered common lines. A second common voltage supplying line applies the second common voltage or the first common voltage to a closed circuit formed by grouping the adjacent even numbered common lines.
    • 公开了一种IPS模式LCD装置,其中公共电压降和延迟减小。 LCD包括彼此交叉的栅极和数据线以限定像素区域。 薄膜晶体管形成在栅极和数据线的交叉部分。 公共线与栅极线平行,并且公共电极从与数据线并行的公共线投影。 在平行的公共电极之间的像素区域中形成与薄膜晶体管的漏极连接的像素电极。 第一公共电压供应线路将第一公共电压或第二公共电压施加到通过对相邻的奇数公共线进行分组而形成的闭合电路。 第二公共电压提供线将第二公共电压或第一公共电压施加到通过对相邻偶数公共线进行分组而形成的闭合电路。
    • 2. 发明申请
    • LIQUID CRYSTAL DISPLAY DEVICE
    • 液晶显示装置
    • US20100277682A1
    • 2010-11-04
    • US12835551
    • 2010-07-13
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • G02F1/1343
    • G02F1/134309G02F1/1362
    • A liquid crystal display device has pixel regions defined by gate lines and data lines perpendicular to the gate lines. The gate electrodes of thin film transistors (TFTs) at a first side of the data lines project from the gate lines. Active layers are disposed on the gate electrodes. Source electrodes overlap the active layers. Drain electrodes are parallel to the gate lines, spaced from the source electrodes and overlap the active layers. Pixel electrodes formed on the pixel region are connected to the drain electrodes. This structure prevents poor picture quality by minimizing the differences between the parasitic capacitance formed between the gate electrode and the drain electrode in adjacent pixel regions even if Y- or X-axis misalignment occurs.
    • 液晶显示装置具有由栅极线和垂直于栅极线的数据线限定的像素区域。 数据线第一侧的薄膜晶体管(TFT)的栅电极从栅极线突出。 有源层设置在栅电极上。 源电极与有源层重叠。 漏电极与栅极线平行,与源电极间隔开并与有源层重叠。 形成在像素区域上的像素电极连接到漏电极。 这种结构即使在发生Y轴或X轴不对准的情况下也能最小化相邻像素区域中的栅极电极和漏电极之间形成的寄生电容之间的差异,从而防止差的图像质量。
    • 3. 发明授权
    • In-Plane Switching mode liquid crystal display device
    • 平面开关模式液晶显示装置
    • US07663583B2
    • 2010-02-16
    • US11025247
    • 2004-12-28
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • H01L29/04
    • G02F1/134363G02F1/13439G09G3/3614G09G3/3655G09G2300/0434
    • An IPS mode LCD device is disclosed in which a common voltage drop and delay is decreased. The LCD includes gate and data lines crossing each other to define pixel regions. Thin film transistors are formed at crossing portions of the gate and data lines. Common lines are parallel with the gate lines and common electrodes project from the common lines parallel with the data lines. Pixel electrodes connected with drain electrodes of the thin film transistors are formed in the pixel regions between the parallel common electrodes. A first common voltage supplying line applies a first common voltage or a second common voltage to a closed circuit formed by grouping the adjacent odd numbered common lines. A second common voltage supplying line applies the second common voltage or the first common voltage to a closed circuit formed by grouping the adjacent even numbered common lines.
    • 公开了一种IPS模式LCD装置,其中公共电压降和延迟减小。 LCD包括彼此交叉的栅极和数据线以限定像素区域。 薄膜晶体管形成在栅极和数据线的交叉部分。 公共线与栅极线平行,并且公共电极从与数据线并行的公共线投影。 在平行的公共电极之间的像素区域中形成与薄膜晶体管的漏极连接的像素电极。 第一公共电压供应线路将第一公共电压或第二公共电压施加到通过对相邻的奇数公共线进行分组而形成的闭合电路。 第二公共电压提供线将第二公共电压或第一公共电压施加到通过对相邻偶数公共线进行分组而形成的闭合电路。
    • 4. 发明授权
    • Liquid crystal display device comprising one pair of thin film transistors per pixel and method for fabricating the same
    • 每像素包括一对薄膜晶体管的液晶显示装置及其制造方法
    • US07432995B2
    • 2008-10-07
    • US10875294
    • 2004-06-25
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • G02F1/136G02F1/1343G09G3/36
    • G02F1/1368G02F1/134363G02F1/136277G02F2001/13625
    • A liquid crystal display device having thin film transistors arranged in a zigzag pattern at opposite sides of a gate line, and method for fabricating the same to prevent occurrence of a Cgd variation, even when gate lines or data lines are misaligned in Y- or Z-axis direction, and a defective interface caused by stitching. The device includes a plurality of gate lines arranged on a substrate in one direction, a plurality of data lines substantially perpendicular to the gate lines to define pixel regions, and one pair of thin film transistors per pixel region, the pair of thin film transistors including one pair of first and second gate electrodes projected from the gate lines, a drain electrode substantially parallel to the gate lines, having opposite ends overlapping the first and second gate electrodes, and a source electrode projected from the data lines so as to be adjacent to the opposite ends of the drain electrode and overlap the first and second gate electrodes.
    • 具有在栅极线的相对侧以Z字形排列的薄膜晶体管的液晶显示装置及其制造方法,以防止Cgd变化的发生,即使栅极线或数据线在Y或Z偏移 轴方向,以及由缝合引起的缺陷接口。 该器件包括沿一个方向布置在衬底上的多条栅极线,基本上垂直于栅极线限定像素区域的多条数据线,以及每像素区域一对薄膜晶体管,该对薄膜晶体管包括 从栅极线突出的一对第一和第二栅极电极,基本上平行于栅极线的漏电极,具有与第一和第二栅电极重叠的相对端,以及从数据线突出的源电极,以便与 漏电极的相对端并且与第一和第二栅电极重叠。
    • 5. 发明申请
    • IN-PLANE SWITCHING MODE LIQUID CRYSTAL DISPLAY DEVICE
    • 平面切换模式液晶显示装置
    • US20100159785A1
    • 2010-06-24
    • US12652509
    • 2010-01-05
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • H01J9/00
    • G02F1/134363G02F1/13439G09G3/3614G09G3/3655G09G2300/0434
    • An IPS mode LCD device is disclosed in which a common voltage drop and delay is decreased. The LCD includes gate and data lines crossing each other to define pixel regions. Thin film transistors are formed at crossing portions of the gate and data lines. Common lines are parallel with the gate lines and common electrodes project from the common lines parallel with the data lines. Pixel electrodes connected with drain electrodes of the thin film transistors are formed in the pixel regions between the parallel common electrodes. A first common voltage supplying line applies a first common voltage or a second common voltage to a closed circuit formed by grouping the adjacent odd numbered common lines. A second common voltage supplying line applies the second common voltage or the first common voltage to a closed circuit formed by grouping the adjacent even numbered common lines.
    • 公开了一种IPS模式LCD装置,其中公共电压降和延迟减小。 LCD包括彼此交叉的栅极和数据线以限定像素区域。 薄膜晶体管形成在栅极和数据线的交叉部分。 公共线与栅极线平行,并且公共电极从与数据线并行的公共线投影。 在平行的公共电极之间的像素区域中形成与薄膜晶体管的漏极连接的像素电极。 第一公共电压供应线路将第一公共电压或第二公共电压施加到通过对相邻的奇数公共线进行分组而形成的闭合电路。 第二公共电压提供线将第二公共电压或第一公共电压施加到通过对相邻偶数公共线进行分组而形成的闭合电路。
    • 6. 发明授权
    • Liquid crystal display device
    • 液晶显示装置
    • US08233122B2
    • 2012-07-31
    • US12835551
    • 2010-07-13
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • G02F1/1343G02F1/136
    • G02F1/134309G02F1/1362
    • A liquid crystal display device has pixel regions defined by gate lines and data lines perpendicular to the gate lines. The gate electrodes of thin film transistors (TFTs) at a first side of the data lines project from the gate lines. Active layers are disposed on the gate electrodes. Source electrodes overlap the active layers. Drain electrodes are parallel to the gate lines, spaced from the source electrodes and overlap the active layers. Pixel electrodes formed on the pixel region are connected to the drain electrodes. This structure prevents poor picture quality by minimizing the differences between the parasitic capacitance formed between the gate electrode and the drain electrode in adjacent pixel regions even if Y- or X-axis misalignment occurs.
    • 液晶显示装置具有由栅极线和垂直于栅极线的数据线限定的像素区域。 数据线第一侧的薄膜晶体管(TFT)的栅电极从栅极线突出。 有源层设置在栅电极上。 源电极与有源层重叠。 漏电极与栅极线平行,与源电极间隔开并与有源层重叠。 形成在像素区域上的像素电极连接到漏电极。 这种结构即使发生Y轴或X轴不对准,也可以通过最小化相邻像素区域中的栅电极和漏电极之间形成的寄生电容之间的差异来防止差的图像质量。
    • 7. 发明授权
    • Liquid crystal display device
    • 液晶显示装置
    • US07777851B2
    • 2010-08-17
    • US10877728
    • 2004-06-25
    • Jae Kyun LeeDong Hoon Lee
    • Jae Kyun LeeDong Hoon Lee
    • G02F1/1343G02F1/136
    • G02F1/134309G02F1/1362
    • A liquid crystal display device has pixel regions defined by gate lines and data lines perpendicular to the gate lines. The gate electrodes of thin film transistors (TFTs) at a first side of the data lines project from the gate lines. Active layers are disposed on the gate electrodes. Source electrodes overlap the active layers. Drain electrodes are parallel to the gate lines, spaced from the source electrodes and overlap the active layers. Pixel electrodes formed on the pixel region are connected to the drain electrodes. This structure prevents poor picture quality by minimizing the differences between the parasitic capacitance formed between the gate electrode and the drain electrode in adjacent pixel regions even if Y- or X-axis misalignment occurs.
    • 液晶显示装置具有由栅极线和垂直于栅极线的数据线限定的像素区域。 数据线第一侧的薄膜晶体管(TFT)的栅电极从栅极线突出。 有源层设置在栅电极上。 源电极与有源层重叠。 漏电极与栅极线平行,与源电极间隔开并与有源层重叠。 形成在像素区域上的像素电极连接到漏电极。 这种结构即使发生Y轴或X轴不对准,也可以通过最小化相邻像素区域中的栅电极和漏电极之间形成的寄生电容之间的差异来防止差的图像质量。